

# IEEE Standard for High-Speed Test Access Port and On-Chip Distribution Architecture

**IEEE Computer Society** 

Sponsored by the Test Technology Standards Committee

# IEEE Standard for High-Speed Test Access Port and On-Chip Distribution Architecture

Sponsor

Test Technology Standards Committee of the IEEE Computer Society

Approved 18 May 2017

**IEEE-SA Standards Board** 

**Abstract:** Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and support of assembled printed circuit boards, assembled multi-die packages, and the test of die internal circuits is defined in this standard. The circuitry includes a high-speed TAP (HSTAP) with a packet encoder/decoder and distribution architecture through which instructions and test data are communicated. The standard leverages the languages of IEEE Std 1149.1™ to describe and operate the on-chip circuits.

**Keywords:** 3D-IC, Boundary-Scan Description Language, BSDL, debug, High Speed JTAG, I2C, IEEE 1149.1™, PDL, IEEE 1149.10™, integrated circuit, JTAG, wafer, Procedural Description Language, SERDES, SPI, system level test

Copyright © 2017 by The Institute of Electrical and Electronics Engineers, Inc. All rights reserved. Published 28 July 2017. Printed in the United States of America.

IEEE is a registered trademark in the U.S. Patent & Trademark Office, owned by The Institute of Electrical and Electronics Engineers, Incorporated.

PDF: ISBN 978-1-5044-3995-4 STD22564 Print: ISBN 978-1-5044-3996-1 STDPD22564

IEEE prohibits discrimination, harassment, and bullying.

For more information, visit http://www.ieee.org/web/aboutus/whatis/policies/p9-26.html.

No part of this publication may be reproduced in any form, in an electronic retrieval system or otherwise, without the prior written permission of the publisher.

The Institute of Electrical and Electronics Engineers, Inc. 3 Park Avenue, New York, NY 10016-5997, USA

#### Important Notices and Disclaimers Concerning IEEE Standards Documents

IEEE documents are made available for use subject to important notices and legal disclaimers. These notices and disclaimers, or a reference to this page, appear in all standards and may be found under the heading "Important Notices and Disclaimers Concerning IEEE Standards Documents." They can also be obtained on request from IEEE or viewed at <a href="http://standards.ieee.org/IPR/disclaimers.html">http://standards.ieee.org/IPR/disclaimers.html</a>.

# Notice and Disclaimer of Liability Concerning the Use of IEEE Standards Documents

IEEE Standards documents (standards, recommended practices, and guides), both full-use and trial-use, are developed within IEEE Societies and the Standards Coordinating Committees of the IEEE Standards Association ("IEEE-SA") Standards Board. IEEE ("the Institute") develops its standards through a consensus development process, approved by the American National Standards Institute ("ANSI"), which brings together volunteers representing varied viewpoints and interests to achieve the final product. IEEE Standards are documents developed through scientific, academic, and industry-based technical working groups. Volunteers in IEEE working groups are not necessarily members of the Institute and participate without compensation from IEEE. While IEEE administers the process and establishes rules to promote fairness in the consensus development process, IEEE does not independently evaluate, test, or verify the accuracy of any of the information or the soundness of any judgments contained in its standards.

IEEE Standards do not guarantee or ensure safety, security, health, or environmental protection, or ensure against interference with or from other devices or networks. Implementers and users of IEEE Standards documents are responsible for determining and complying with all appropriate safety, security, environmental, health, and interference protection practices and all applicable laws and regulations.

IEEE does not warrant or represent the accuracy or content of the material contained in its standards, and expressly disclaims all warranties (express, implied and statutory) not included in this or any other document relating to the standard, including, but not limited to, the warranties of: merchantability; fitness for a particular purpose; non-infringement; and quality, accuracy, effectiveness, currency, or completeness of material. In addition, IEEE disclaims any and all conditions relating to: results; and workmanlike effort. IEEE standards documents are supplied "AS IS" and "WITH ALL FAULTS."

Use of an IEEE standard is wholly voluntary. The existence of an IEEE standard does not imply that there are no other ways to produce, test, measure, purchase, market, or provide other goods and services related to the scope of the IEEE standard. Furthermore, the viewpoint expressed at the time a standard is approved and issued is subject to change brought about through developments in the state of the art and comments received from users of the standard.

In publishing and making its standards available, IEEE is not suggesting or rendering professional or other services for, or on behalf of, any person or entity nor is IEEE undertaking to perform any duty owed by any other person or entity to another. Any person utilizing any IEEE Standards document, should rely upon his or her own independent judgment in the exercise of reasonable care in any given circumstances or, as appropriate, seek the advice of a competent professional in determining the appropriateness of a given IEEE standard.

IN NO EVENT SHALL IEEE BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO: PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE PUBLICATION, USE OF, OR RELIANCE UPON ANY STANDARD, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE AND REGARDLESS OF WHETHER SUCH DAMAGE WAS FORESEEABLE.

#### **Translations**

The IEEE consensus development process involves the review of documents in English only. In the event that an IEEE standard is translated, only the English version published by IEEE should be considered the approved IEEE standard.

#### Official statements

A statement, written or oral, that is not processed in accordance with the IEEE-SA Standards Board Operations Manual shall not be considered or inferred to be the official position of IEEE or any of its committees and shall not be considered to be, or be relied upon as, a formal position of IEEE. At lectures, symposia, seminars, or educational courses, an individual presenting information on IEEE standards shall make it clear that his or her views should be considered the personal views of that individual rather than the formal position of IEEE.

#### Comments on standards

Comments for revision of IEEE Standards documents are welcome from any interested party, regardless of membership affiliation with IEEE. However, IEEE does not provide consulting information or advice pertaining to IEEE Standards documents. Suggestions for changes in documents should be in the form of a proposed change of text, together with appropriate supporting comments. Since IEEE standards represent a consensus of concerned interests, it is important that any responses to comments and questions also receive the concurrence of a balance of interests. For this reason, IEEE and the members of its societies and Standards Coordinating Committees are not able to provide an instant response to comments or questions except in those cases where the matter has previously been addressed. For the same reason, IEEE does not respond to interpretation requests. Any person who would like to participate in revisions to an IEEE standard is welcome to join the relevant IEEE working group.

Comments on standards should be submitted to the following address:

Secretary, IEEE-SA Standards Board 445 Hoes Lane Piscataway, NJ 08854 USA

#### Laws and regulations

Users of IEEE Standards documents should consult all applicable laws and regulations. Compliance with the provisions of any IEEE Standards document does not imply compliance to any applicable regulatory requirements. Implementers of the standard are responsible for observing or referring to the applicable regulatory requirements. IEEE does not, by the publication of its standards, intend to urge action that is not in compliance with applicable laws, and these documents may not be construed as doing so.

#### Copyrights

IEEE draft and approved standards are copyrighted by IEEE under U.S. and international copyright laws. They are made available by IEEE and are adopted for a wide variety of both public and private uses. These include both use, by reference, in laws and regulations, and use in private self-regulation, standardization, and the promotion of engineering practices and methods. By making these documents available for use and adoption by public authorities and private users, IEEE does not waive any rights in copyright to the documents.

#### **Photocopies**

Subject to payment of the appropriate fee, IEEE will grant users a limited, non-exclusive license to photocopy portions of any individual standard for company or organizational internal use or individual, non-commercial use only. To arrange for payment of licensing fees, please contact Copyright Clearance Center, Customer Service, 222 Rosewood Drive, Danvers, MA 01923 USA; +1 978 750 8400. Permission to photocopy portions of any individual standard for educational classroom use can also be obtained through the Copyright Clearance Center.

#### Updating of IEEE Standards documents

Users of IEEE Standards documents should be aware that these documents may be superseded at any time by the issuance of new editions or may be amended from time to time through the issuance of amendments, corrigenda, or errata. An official IEEE document at any point in time consists of the current edition of the document together with any amendments, corrigenda, or errata then in effect.

Every IEEE standard is subjected to review at least every ten years. When a document is more than ten years old and has not undergone a revision process, it is reasonable to conclude that its contents, although still of some value, do not wholly reflect the present state of the art. Users are cautioned to check to determine that they have the latest edition of any IEEE standard.

In order to determine whether a given document is the current edition and whether it has been amended through the issuance of amendments, corrigenda, or errata, visit the IEEE Xplore at <a href="http://ieeexplore.ieee.org/">http://ieeexplore.ieee.org/</a> or contact IEEE at the address listed previously. For more information about the IEEE-SA or IEEE's standards development process, visit the IEEE-SA Website at <a href="http://standards.ieee.org">http://standards.ieee.org</a>.

#### **Errata**

Errata, if any, for all IEEE standards can be accessed on the IEEE-SA Website at the following URL: <a href="http://standards.ieee.org/findstds/errata/index.html">http://standards.ieee.org/findstds/errata/index.html</a>. Users are encouraged to check this URL for errata periodically.

#### **Patents**

Attention is called to the possibility that implementation of this standard may require use of subject matter covered by patent rights. By publication of this standard, no position is taken by the IEEE with respect to the existence or validity of any patent rights in connection therewith. If a patent holder or patent applicant has filed a statement of assurance via an Accepted Letter of Assurance, then the statement is listed on the IEEE-SA Website at <a href="http://standards.ieee.org/about/sasb/patcom/patents.html">http://standards.ieee.org/about/sasb/patcom/patents.html</a>. Letters of Assurance may indicate whether the Submitter is willing or unwilling to grant licenses under patent rights without compensation or under reasonable rates, with reasonable terms and conditions that are demonstrably free of any unfair discrimination to applicants desiring to obtain such licenses.

Essential Patent Claims may exist for which a Letter of Assurance has not been received. The IEEE is not responsible for identifying Essential Patent Claims for which a license may be required, for conducting inquiries into the legal validity or scope of Patents Claims, or determining whether any licensing terms or conditions provided in connection with submission of a Letter of Assurance, if any, or in any licensing agreements are reasonable or non-discriminatory. Users of this standard are expressly advised that determination of the validity of any patent rights, and the risk of infringement of such rights, is entirely their own responsibility. Further information may be obtained from the IEEE Standards Association.

#### **Participants**

At the time this IEEE standard was completed, the P1149.10 Working Group had the following membership:

C. J. Clark, Chair and Editor Bill Tuthill, Secretary

Gobinathan AthimolomBob GottliebMike RicchettiTapan ChakrabortyGurgen HarutyunyanCraig StephanJonathon E. ColburnMarc HutnerStephen SunterHeiko EhrenbergDharma KondaBrian TurmelleJosh FerryAdam W. Ley

The following members of the individual balloting committee voted on this standard. Balloters may have voted for approval, disapproval, or abstention.

Saman Adham Heiko Ehrenberg Adam W. Ley Gobinathan Athimolom Jeffrey Moore William Eklow Bill Brown Josh Ferry Charles Ngethe William Bush Jim O'Reilly Joel Goergen **Bob Gottlieb** Juan Carreon Mike Ricchetti Randall Groves Tapan Chakraborty Craig Stephan Peter Harrod Walter Struppler Keith Chow C. J. Clark Gurgen Harutyunyan Stephen Sunter Jonathon E. Colburn Werner Hoelzl David Thompson Glenn Colon-Bonet Marc Hutner Bill Tuthill Adam Cron Piotr Karocki Louis Ungar Jason Doege Dharma Konda Oren Yuen Philippe Lebourg

When the IEEE-SA Standards Board approved this standard on 18 May 2017, it had the following membership:

Jean-Philippe Faure, Chair Gary Hoffman, Vice Chair John D. Kulick, Past Chair Konstantinos Karachalios, Secretary

Chuck Adams Thomas Koshy Robby Robson Dorothy Stanley Masayuki Ariyoshi Joseph L. Koepfinger\* Adrian Stephens Ted Burse Kevin Lu Stephen Dukes Daleep Mohla Mehmet Ulema Doug Edwards Damir Novosel Phil Wennblom J. Travis Griffith Ronald C. Petersen Howard Wolfman Annette D. Reilly Michael Janezic Yu Yuan

<sup>\*</sup>Member Emeritus

#### Introduction

This introduction is not part of IEEE Std 1149.10™-2017, IEEE Standard for High-Speed Test Access Port and On-Chip Distribution Architecture.

With the approval of IEEE Std 1149.1<sup>TM</sup>-2013, the industry now has a standardized approach to hierarchical design-for-test. IEEE Std 1149.1-2013 provides access to IP blocks via IEEE 1500 wrapper serial ports. IEEE 1149.1 package files and PDL standardized how to describe IP block operation destined for SoC integration. Some Working Group members started to discuss the bandwidth limitations of the IEEE 1149.1 TAP, the limitations of single scan-in/scan-out for test time, the diminishing single-ended I/O count for parallel scan due to die-stacking, and the desire for leveraging PDL to be re-used beyond the TAP. A group of interested parties was formed in August of 2013. C. J. Clark presented the fundamentals on the HSTAP, PEDDA, and Packet format at the first meeting. Industry-based SERDES packets were discarded because they required storing packet information in memory and generally required more on-chip resources. The IEEE 1149.10 architecture needed to be simple and easy to add on to the mission mode design. A PAR was approved in October 2013. A publicly available history of the Working Group's attendance, motions, minutes, and presentations can be found at <a href="http://grouper.ieee.org/groups/1149/10/">http://grouper.ieee.org/groups/1149/10/</a>.

#### Contents

1. Overview	
1.1 Scope	
1.2 Need	
1.3 Document outline	
1.4 Specifications	
1.5 Descriptions	
1.6 Text conventions	
1.7 Logic diagram conventions	
2. Normative references	
3. Definitions, abbreviations, acronyms, and special terms	14
3.1 Definitions	
3.2 Abbreviations and acronyms	
3.3 Numbers	
4. High-speed test access port (HSTAP)	
4.1 HSTAP	
5. Packet encoder/decoder and distribution architecture	
5.1 PEDDA	
6. Packet definitions	27
6.1 Packet overview	
6.2 The CONFIG packet	
6.3 The TARGET packet	
6.4 The RESET packet	
6.5 The RAW packet	
6.6 The CH-SELECT packet	
6.7 The SCAN packet	
6.8 The BOND packet	
6.9 The CONFIGR packet	47
6.10 The TARGETR packet	48
6.11 The RESETR packet	
6.12 The RAWR packet	
6.13 The CH-SELECTR packet	
6.14 The SCANR packet	52
6.15 The BONDR packet	
7. BSDL definitions	57
7.1 BSDL overview	57
7.2 Conformance attribute	
7.3 HSTAP attribute	59
7.4 Packet_Map attribute	67
7.5 Control_Chars attribute	71
7.6 Scan_Channel_Association attribute	
7.7 BSDL package for high speed JTAG	76
8. Channel bonding	77
8.1 Optimizing bandwidth	

9. PDL	82
9.1 PDL Overview	82
9. PDL	83
9.3 iTarget command	84
9.3 iTarget command	85
9.5 iRaw command	86
9.6 iBond command	87
9.7 Standardized PDL procedures	
10. Compliance verification	89
10.1 Överview	89
Annex A (informative) Bibliography	94
List of Figures	
Figure 1—Logic symbology used in this standard	14
Figure 2—State diagram for IEEE 1149.10 entry	
Figure 3—Example daisy chain of HSTAPs	
Figure 4—System that benefits from the compliance-enable character	
Figure 5—Example IEEE 1149.10 PEDDA block diagram	
Figure 6—Example implementation of TRST10* and Reset10*	
Figure 7—Example IEEE 1149.1 TDR for asserting Enable_1149_10	
Figure 8—Example circuit for asserting Enable_1149_10 via a compliance-enable character	
Figure 9—Example use of B-S and Init-Data Register	
Figure 10—General form of a IEEE 1149.10 packet	
Figure 11—Format of CONFIG packet	
Figure 12—Transmit order for CONFIG packet using LSB_First based HSTAP	
Figure 13—Format of TARGET packet	
Figure 14—Format of a RESET packet.	
Figure 15—Bit transmit order for LSB_First based HSTAP	
Figure 16—Format of a RAW packet	
Figure 17—CH-SELECT packet format	
Figure 18—Example scan-channel selection detail.	
Figure 19—Generic format of a SCAN packet	
Figure 20—Data in scan-channel 3 through 6 after scan  Figure 21—Formatted payload of packet	
Figure 22—Payload with 3 scan-channels	
Figure 23—Four example scan-channels, with final data contents	
Figure 24—CH-SELECT, Capture-DR, and Shift-DR portion of a two channel 32-bit scan	
Figure 25—Example Packet Map	
Figure 26—Packets needed to shift 33rd bit of Channel 3	
Figure 27—Final SCAN packet to assert Update-DR	
Figure 28—Format of a BOND packet	
Figure 29—Example BOND packet for four lanes	
Figure 30—Format of the CONFIGR packet	
Figure 31—Format of TARGETR packet	
Figure 32—Format of the RESETR packet	
Figure 33—Format of RAWR packet	
Figure 34—Format of CH-SELECTR packet	
Figure 35—CH-SELECTR Packet example	
Figure 36—Generic SCANR packet format	
Figure 37—Four example scan-channels with data captured	

Figure 38—First SCAN packet sent	. 54
Figure 39—SCANR response packet example	. 55
Figure 40—Example SCAN packet for Channel 3	. 55
Figure 41—SCANR response to return last bit of channel 3	. 56
Figure 42—Format of BONDR packet	. 56
Figure 43—BONDR response packet	
Figure 44—Example timing for LATENCY 1149 10	
Figure 45—HSTAP SERDES requiring TX_CLOCK_1149_10 input	. 66
Figure 46—SPI Bus as HSTAP	. 67
Figure 47—Four-bit PISO/SIPO on 2 scan channels	. 70
Figure 48—Use of ERROR_CHAR	. 73
Figure 49—Four lane HSTAP	. 79
Figure 50—Striping of data alternative view	
Link of Tables	
List of Tables	
Table 1—Inbound packets	
Table 1—Inbound packets	. 28
Table 1—Inbound packets Table 2—Outbound packets Table 3—CONFIG packet transmit order	. 28 . 31
Table 1—Inbound packets Table 2—Outbound packets Table 3—CONFIG packet transmit order Table 4—TARGET packet transmit order	. 28 . 31 . 33
Table 1—Inbound packets Table 2—Outbound packets Table 3—CONFIG packet transmit order Table 4—TARGET packet transmit order Table 5—RESET packet data and transmit order	. 28 . 31 . 33 . 35
Table 1—Inbound packets Table 2—Outbound packets Table 3—CONFIG packet transmit order Table 4—TARGET packet transmit order Table 5—RESET packet data and transmit order Table 6—The subset of 64B/66B blocks used when encoding IEEE 1149.10 packets	. 28 . 31 . 33 . 35 . 45
Table 1—Inbound packets  Table 2—Outbound packets  Table 3—CONFIG packet transmit order  Table 4—TARGET packet transmit order  Table 5—RESET packet data and transmit order  Table 6—The subset of 64B/66B blocks used when encoding IEEE 1149.10 packets  Table 7—Example 64B/66B encoding of IEEE 1149.10 packets	. 28 . 31 . 33 . 35 . 45
Table 1—Inbound packets  Table 2—Outbound packets  Table 3—CONFIG packet transmit order  Table 4—TARGET packet transmit order  Table 5—RESET packet data and transmit order  Table 6—The subset of 64B/66B blocks used when encoding IEEE 1149.10 packets  Table 7—Example 64B/66B encoding of IEEE 1149.10 packets  Table 8—BSDL syntax from IEEE Std 1149.1	. 28 . 31 . 33 . 35 . 45 . 46
Table 1—Inbound packets	. 28 . 31 . 33 . 35 . 45 . 46 . 57
Table 1—Inbound packets  Table 2—Outbound packets  Table 3—CONFIG packet transmit order  Table 4—TARGET packet transmit order  Table 5—RESET packet data and transmit order  Table 6—The subset of 64B/66B blocks used when encoding IEEE 1149.10 packets  Table 7—Example 64B/66B encoding of IEEE 1149.10 packets  Table 8—BSDL syntax from IEEE Std 1149.1  Table 9—BSDL syntax for IEEE 1149.10 without IEEE Std 1149.1 compliance  Table 10—HSTAP BSDL parameters	. 28 . 31 . 33 . 35 . 45 . 46 . 57 . 58
Table 1—Inbound packets  Table 2—Outbound packets  Table 3—CONFIG packet transmit order  Table 4—TARGET packet transmit order  Table 5—RESET packet data and transmit order  Table 6—The subset of 64B/66B blocks used when encoding IEEE 1149.10 packets  Table 7—Example 64B/66B encoding of IEEE 1149.10 packets  Table 8—BSDL syntax from IEEE Std 1149.1  Table 9—BSDL syntax for IEEE 1149.10 without IEEE Std 1149.1 compliance  Table 10—HSTAP BSDL parameters  Table 11—Packet Map parameters	. 28 . 31 . 33 . 35 . 45 . 46 . 57 . 58 . 60
Table 1—Inbound packets  Table 2—Outbound packets  Table 3—CONFIG packet transmit order  Table 4—TARGET packet transmit order  Table 5—RESET packet data and transmit order  Table 6—The subset of 64B/66B blocks used when encoding IEEE 1149.10 packets  Table 7—Example 64B/66B encoding of IEEE 1149.10 packets  Table 8—BSDL syntax from IEEE Std 1149.1  Table 9—BSDL syntax for IEEE 1149.10 without IEEE Std 1149.1 compliance  Table 10—HSTAP BSDL parameters	. 28 . 31 . 33 . 35 . 45 . 46 . 57 . 58 . 60 . 68

## IEEE Standard for High-Speed Test Access Port and On-Chip Distribution Architecture

#### 1. Overview

#### 1.1 Scope

This standard defines a high speed test access port for delivery of test data, a packet format for describing the test payload, and a distribution architecture for converting the test data to/from on-chip test structures.

The standard re-uses existing high speed I/O (HSIO) known in the industry for the high speed test access port (HSTAP). The HSIO connects to an on-chip distribution architecture through a common interface. The scope includes the distribution architecture test logic and packet decoder logic. The objective of the distribution architecture and packet decoder is that it can be readily re-used with different integrated circuits (ICs) that host different HSIO technology, such that the standard addresses as large a part of the industry as possible.

The scope includes IEEE 1149.1 Boundary-Scan Description Language (BSDL) and Procedural Description Language (PDL) documentation, which can be used for configuring a mission mode HSIO to a test mode compatible with the HSTAP. The same BSDL and PDL can then be used to deliver high-speed data to the on-chip test structures.

#### 1.2 Need

Test time has always been an important metric for system on a chip (SoC). The original IEEE 1149.1 test access port is fine for simple board interconnect tests, but as on-chip operations via the IEEE 1149.1 test access port (TAP) have increased, the use of the IEEE 1149.1 TAP becomes inefficient for board test and on-board field programmable gate array (FPGA) configuration. Large FPGAs take tens of minutes to configure through the IEEE 1149.1 TAP. The IEEE 1149.1 TAP has always been too slow for production SoC test. Wide test access mechanisms (TAMs) are used to increase test throughput during production IC test at the cost of requiring more tester resources. Wide TAMs are also not useful for test re-use at the board/system level because many of the I/O of the TAM are not accessible. Pin limitations also exist where the pins required for the IEEE 1149.1 TAP cannot be supported by a small package or die. A high-speed test access port and packet encoder/decoder and distribution architecture (PEDDA) is needed by the industry to standardize a faster test data delivery mechanism for IC automatic test equipment (ATE), but also be re-usable at board and system level test. Today, in 2017, to get 10 Gbit/s data transfer on a die

requires one hundred touch-downs for sending data in at 100 Mbit/s and one hundred touch-downs for receiving data at 100 Mbit/s with one hundred scan chains that meet the timing for a 100 MHz clock rate. IEEE Std 1149.10-2017™ offers an alternative to deliver the same test data bandwidth with just a differential receiver and transmitter: four pins, a system clock, and power. By making the scan-channels "virtual," tradeoffs can be made during design for test regarding scan rates, number of concurrent active scan channels, and the amount of test bandwidth desired.

Mission mode pins exist for SERDES, serial parallel interface (SPI), I<sup>2</sup>C (I2C), and double data rate (DDR), which can be re-allocated for test purposes saving on dedicated test pins needed in the SoC to support IEEE 1149.1. IEEE Std 1149.10-2017 introduces the re-use of mission mode pins to facilitate either high-bandwidth test or low resource based test via two new objects: the HSTAP and the PEDDA. The HSTAP can layer on top of the mission mode pins (e.g., re-use the pins of SERDES, SPI, I2C, etc.) and deliver data to the PEDDA, which can access on-chip scan channels (test data registers and wrapper serial ports) to communicate data for test, debug, or FPGA configuration.

#### 1.3 Document outline

Circuit designs such as those defined by this standard are more easily understood if their specifications are accompanied by general descriptive material that places the details of the various parts of each design in perspective and provides examples of implementation. Clause 1, therefore, contains an overview of this standard to the testing of an electronic circuit, the need, and document conventions. Clause 2 provides a list of normative references and Clause 3 provides definitions, acronyms, and abbreviations. Subsequent clauses of this document contain the specifications for particular features of this standard.

#### 1.4 Specifications

Material titled "Specifications" contain the rules, recommendations, and permissions that define this standard:

- Rules specify the mandatory aspects of this standard. Rules contain the word shall.
- Recommendations indicate preferred practice for designs that seek to conform to this standard.
   Recommendations contain the word should.
- Permissions show how optional features may be introduced into a design that seeks to conform to this standard. These features will extend the application of the test circuitry defined by this standard. Permissions contain the word may.

#### 1.5 Descriptions

#### **CAUTION**

The descriptive material contained in this standard is for illustrative purposes only and does not define a preferred implementation. Examples are provided throughout this standard to illustrate possible circuit implementations. Where discrepancies between examples and specifications may occur, the specifications always take precedence. Readers should exercise caution when using these examples in their specific applications. In particular, it is emphasized that the examples are designed to communicate effectively the meaning of this standard. As such, they are logically correct; however, as always, a particular implementation may not operate properly with respect to timing and other parametric characteristics.

Material not contained in "Specifications" is descriptive material that illustrates the need for the features being specified or their application. This material includes schematics that illustrate a possible implementation of the specifications in this standard. The descriptive material also discusses design decisions made during the development of this standard.

#### 1.6 Text conventions

The following conventions are used in this standard:

a) The rules, recommendations, and permissions in "Specifications" are contained in a single alphabetically indexed list. References to each rule, recommendation, or permission are shown in the form:

- b) Instruction and state names defined in this standard are shown in italic type in the text.
- c) Names of states and signals that control the test data registers defined by this standard contain the characters DR, while those that control the instruction register contain the characters IR.
- d) Names for signals that are active in their low state have an asterisk as the final character, e.g., TRST\*.
- e) A positive logic convention is used; i.e., a logic 1 signal is conveyed as the more positive of the two voltages used for logic signals.

#### 1.7 Logic diagram conventions

During the different iterations of this standard, logic diagram figures have been added in various styles with differing logic symbols. Figure 1 shows the symbologies currently used for the common combinational logic elements. Symbols for storage elements (generally edge-sensitive flip-flops) are reasonably consistent, although pin names on the element may vary from figure to figure.




Figure 1—Logic symbology used in this standard

#### 2. Normative references

The following referenced documents are indispensable for the application of this document (i.e., they must be understood and used, so each referenced document is cited in text and its relationship to this document is explained). For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments or corrigenda) applies.

IEEE Std 802.3TM, IEEE Standard for Ethernet.1,2

IEEE Std 1149.1™, IEEE Standard for Test Access Port and Boundary-Scan Architecture.

#### 3. Definitions, abbreviations, acronyms, and special terms

#### 3.1 Definitions

For the purposes of this document, the following terms and definitions apply. The *IEEE Standards Dictionary Online* should be consulted for terms not defined in this clause.<sup>3</sup>

channel: A scan-channel.

channel bonding: The use of multiple HSTAPs that work together in order to increase bandwidth.

<sup>&</sup>lt;sup>1</sup> The IEEE standards or products referred to in Clause 2 are trademarks owned by the Institute of Electrical and Electronics Engineers, Incorporated.

<sup>&</sup>lt;sup>2</sup> IEEE publications are available from the Institute of Electrical and Electronics Engineers (http://standards.ieee.org/).

<sup>&</sup>lt;sup>3</sup>IEEE Standards Dictionary Online is available at: <a href="http://dictionary.ieee.org">http://dictionary.ieee.org</a>

**control character**: Any of the special symbols used in serial communication encodings. 8B/10B, for instance, defines twelve control symbols. All of the control characters in this standard are shown and defined as unencoded hexadecimal values of eight bits in width.

CRC32: Cyclical Redundancy Check. All references to CRC32 in this document refer to the 32-bit computation as documented in IEEE Std 802.3.4

**Enable\_1149\_10**: A signal that is an input to the PEDDA when at least one scan-channel is shared with an IEEE 1149.1 TAP. When it is asserted, the PEDDA provides access to one or more scan-channels from a HSTAP. When it is de-asserted, the PEDDA provides access to one or more scan-channels from the IEEE 1149.1 TAP. An IEEE 1149.1 PDL iProc with the same name documents one method to assert the signal, other methods are left to the designer.

**high-speed test access port (HSTAP)**: The HSTAP is the input/output pins and circuitry that deliver data to a PEDDA. It is the test access port of this standard and is not a high-speed version of the IEEE 1149.1 TAP. The HSTAP may include common serial encoding/decoding methods such as 8B/10B, 128B/130B, or others.

**IEEE 1149.10 interface**: A high-speed test access port (HSTAP) and packet encoder/decoder and distribution architecture (PEDDA).

**instruction register**: Refers to the IEEE 1149.1 instruction register. Bit "I" of the ICSU defined section in the scan packet indicates if there is an operation from a HSTAP and PEDDA to an IEEE 1149.1 instruction register. All other "instruction" registers, such as the IEEE 1500 wrapper instruction register, are treated as IEEE 1149.1 test data registers.

**lane**: A serial data transmission path with one transmit and receive pair. The terminology commonly is used with differential signaling, however, for this standard, a single-ended transmit and receive pair also make up a lane. A HSTAP may have one or more lanes.

multi-lane: A mode of operation where multiple lanes are used.

pack: A verb "to place" all the bits for enabled scan-channels contiguous with other enabled scan-channels.

packet frame: A four-byte portion of a packet that starts at any integer multiple of four bytes.

**port**: As used in the acronym, HSTAP, port refers to an input/output interface (e.g., Ethernet port). Port does not mean pin as it would in an IEEE 1149.1 context.

**scan-channel**: Any serially clocked input or output (or both) to or from the PEDDA. A scan-channel may be a scan chain or it may feed the input to a de-compressor, which then fans out to multiple scan chains. A scan-channel may be clocked by a scan clock or the IEEE 1149.1 TCK.

**striping**: The round-robin assignment of packet frames across a given set of HSTAPs during channel-bonding. One packet frame of a given packet is transmitted and received at each HSTAP sequentially.

**TAP interface**: The interface on the PEDDA that accepts the signals from an IEEE 1149.1 TAP. The TAP interface allows IEEE 1149.1 TDRs and IEEE 1500 wrapper serial ports to have shared access between the IEEE 1149.1 TAP and an IEEE 1149.10 HSTAP.

<sup>&</sup>lt;sup>4</sup> Information on references can be found in Clause 2.

#### 3.2 Abbreviations and acronyms

ASIC application-specific integrated circuit

ATE automatic test equipment

ATPG automatic test-pattern generation

BIST built-in self-test

BNF Backus-Naur form

BSDL Boundary-Scan Description Language

CMOS complementary metal-oxide semiconductor

DC direct current

DDR double data rate

ECID electronic chip identification

FIFO first in, first out

HSTAP high speed test access port

I2C I<sup>2</sup>C

IC integrated circuit

ICSU instruction, capture, shift and update

I/O input or output

IP intellectual property (commonly used to refer to a reusable design element)

LSB least significant bit

LVDS low-voltage differential signaling

MSB most significant bit

PDL Procedural Description Language or a file containing PDL statements

PEDDA packet encoder/decoder and distribution architecture

PISO parallel in, serial out

PLL phase-locked loop

POR power-on reset

PRBS pseudo-random binary sequence

RAM random access memory

SERDES serializer/deserializer

SIPO serial in, parallel out

SOC system-on-a-chip

SPI serial parallel interface

TAP test access port

TCK test clock input

Tcl Tool Command Language or a file containing Tcl statements

TDI test data input

TDO test data output

TDR test data register

TMP test mode persistence

TMS test mode select

TRST\* test reset

TTL transistor-transistor logic

UUT unit under test

VHSIC very high-speed integrated circuit

WBR wrapper boundary register

WBY wrapper bypass

WDR wrapper data register

WIR wrapper instruction register

WRSTN wrapper reset

WSC wrapper serial control

WSI wrapper scan in

WSO wrapper scan out

WSP wrapper serial port

#### 3.3 Numbers

Values that are expressed in binary notation will be indicated by a contiguous string of characters starting with 0b or 0B followed by one of the set [01xX], followed by zero or more of the characters in the set [01xX\_], and containing no spaces or format effectors.

Values that are expressed in hexadecimal notation will be indicated by a contiguous string of characters starting with 0x or 0X, followed by one of the set [0-9a-fA-FxX], followed by zero or more of the characters in the set [0-9a-fA-FxX], and containing no spaces or format effectors.

Values expressed in decimal notation shall be an unsigned contiguous string of characters of the set [0-9]; multi-character values shall not start with 0, shall contain no spaces or format effectors, shall have a value less than 232 – 1, and shall always match any binary field large enough to hold the most significant 1 bit of the binary equivalent value of the decimal pattern.

#### 4. High-speed test access port (HSTAP)

#### 4.1 HSTAP

This subclause defines the rules for creating a HSTAP. The HSTAP interfaces between external ATE and the PEDDA.

#### 4.1.1 Description

The HSTAP circuit is the primary interface of the PEDDA. The HSTAP terminology is used to differentiate the IEEE 1149.10 HSTAP from the IEEE 1149.1 TAP that has single-ended signals TCK, TMS, TDI, TDO, and TRST\*. The designer is provided with flexibility in designing the HSTAP as long as the HSTAP can be documented with the HSTAP BSDL attribute and all rules in this clause are followed. A HSTAP must be ready to operate after power-on or after compliance is enabled. The HSTAP can take advantage of re-using mission mode interfaces (e.g., SERDES) only when the HSTAP is ready to respond to IEEE 1149.10 packets after compliance is enabled. There are two methods to enable compliance: use the IEEE 1149.10 compliance-enable character, or provide an IEEE 1149.1 TAP interface to configure mission mode signals into the HSTAP for IEEE 1149.10-based testing.




Figure 2—State diagram for IEEE 1149.10 entry

Figure 2 shows the state diagram for enabling the HSTAP and PEDDA. This state diagram illustrates rule 4.1.2 c). After power-on, the device is in mission mode. A HSTAP can be dedicated in its function to support IEEE 1149.10 and not shared with a mission mode function. In that case, the dedicated HSTAP interface is enabled at power-on, as indicated by the path in Figure 2 from the mission mode state directly to the HSTAP and PEDDA enabled state. A dedicated HSTAP and PEDDA are enabled as part of the power-on sequence and do not need compliance enablement. If the HSTAP is shared with a mission mode I/O interface then one of the two compliance enablement methods are needed to enable the HSTAP and PEDDA. A system reset sets the state of a shared HSTAP back to mission mode. The system reset can be performed via system reset pins or through other means such as the IEEE 1149.1 IC\_RESET instruction if it is provided. When an IEEE 1149.1 TAP is provided to enable the HSTAP and PEDDA, a PDL iProc Enable\_1149\_10 must be provided to document the steps to enable compliance. An associated PDL iProc Disable\_1149\_10 can be used by the IEEE 1149.10 interface to set test data register bits to re-enable IEEE 1149.1 TAP operation and mission mode.

#### 4.1.2 Specifications

#### Rules

- a) An IEEE Std 1149.10-2017 compliant design shall have one or more HSTAPs.
- b) Each HSTAP shall be documented using the HSTAP BSDL attribute.
- c) Each HSTAP shall power-up in the enabled state (i.e., ready to respond to a CONFIG packet and all subsequent IEEE 1149.10-defined packets) unless:
  - An IEEE 1149.1 TAP interface is designed to enable the IEEE Std 1149.10-2017 compliant operation and the presence of the TAP is documented in BSDL

#### and/or

 A compliance-enable character received at the HSTAP interface enables IEEE Std 1149.10-2017 compliance and is documented in the CONTROL\_CHARS BSDL attribute.

- d) If the HSTAP does not power-up in the enabled state, and an IEEE 1149.1 TAP is provided to enable compliance with this standard, two PDL procedures, *Enable\_1149\_10* and *Disable\_1149\_10*, shall be documented.
- e) When compliance is enabled as provided for in rule c) of 4.1.2, the HSTAP shall remain in compliance mode unless
  - i. Power to the HSTAP is removed

or

ii. A system reset is performed

or

- iii. The steps documented in the *Disable\_1149\_10* procedure are performed.
- f) If required, the Enable\_1149\_10 PDL procedure shall document the IEEE 1149.1 operations needed such that the HSTAP is ready to respond to a CONFIG packet and all subsequent IEEE 1149.10 defined packets.
- g) A compliance-enable character received at an HSTAP interface shall enable IEEE Std 1149.10-2017 compliance and be forwarded to the HSTAP transmitter to enable connected HSTAPs to enter IEEE Std 1149.10-2017 compliance.

#### Recommendations

h) When an HSTAP is not compliant at power-up, it is recommended that the compliance-enable character be used to establish IEEE Std 1149.10-2017 compliance.

#### 4.1.3 Examples

An HSTAP can be daisy-chained to another HSTAP (see Figure 3). The design of the PEDDA and packet format specification enables each HSTAP and PEDDA combination in a daisy-chain to receive data uniquely destined for that PEDDA. (See Clause 5 and Clause 6 for more information on the TARGET\_ID and its use.)




Figure 3—Example daisy chain of HSTAPs

IEEE 1149.10 provides a robust capability for monitoring, measuring, configuring, and testing integrated circuits. The compliance-enable character allows the signals used to be switched from mission mode to IEEE Std 1149.10-2017 compliance. This can be done in-system from a single access point such as a CPU. The other compliance methods require access to the IEEE 1149.1 TAP. This may require physical access outside of the IEEE 1149.10 interface to gain compliance, which may not be achievable. Figure 4 illustrates a system that can benefit from the compliance-enable character. When re-testing of the application-specific integrated circuit (ASIC) in-system is desired, the CPU can send the compliance-enable character over the mission mode point-to-point SERDES links to enable the ASIC to receive IEEE 1149.10 packet information. This provides a capability of in-system test or re-programming of the ASIC over mission mode connections using IEEE 1149.10.




Figure 4—System that benefits from the compliance-enable character

#### 5. Packet encoder/decoder and distribution architecture

#### **5.1 PEDDA**

The purpose of the PEDDA is to decode data arriving from the HSTAP and distribute it to the scan channels, while simultaneously collecting responses from the scan channels, encoding the data in packets, and providing them to the HSTAP.

#### 5.1.1 Description

The PEDDA includes three interfaces: an HSTAP interface, a scan-channel interface, and an optional IEEE 1149.1 TAP Inferface. An example block diagram is shown in Figure 5.




Figure 5—Example IEEE 1149.10 PEDDA block diagram

Note in the example that the scan-channel interface includes IEEE 1149.1-accessible registers, IEEE 1500 wrapper serial ports, and a set of parallel scan IEEE 1500 registers. CSUK is an acronym for Capture, Shift, Update, and Clock, the signals that typically control IEEE 1149.1 and IEEE 1500 registers.

When a PEDDA design includes an IEEE 1149.1 TAP interface, it includes inputs from the TAP and one output. SO is scan output, the output of the PEDDA that returns to the TAP. SI is the scan input, which delivers data from the TAP to the TDRs interfaced to the PEDDA. The TCK is the test clock signal defined in IEEE 1149.1. Reset\* is asserted when the IEEE 1149.1 TAP is in the Test-Logic-Reset state as defined in IEEE 1149.1. IEEE Std 1149.1 also defines CH-Reset\*, which is a gated version of Reset\* and cannot be asserted when the TMP Controller is in the Persistence\_on state. When the Enable\_1149\_10 signal is deasserted, the Reset10\* signal is asserted when the TAP interface Reset\* signal is asserted. Reset10\* is distributed in the IC the same way as Reset\* or CH-Reset\* would be in an IEEE 1149.1-only design.

Two methods of interfacing to the PEDDA from an IEEE 1149.1 TAP are allowed. One method uses the *Select*, *Capture*, *Shift*, and *Update* outputs of Figure 6.5 in IEEE Std 1149.1-2013; the other method allows for pre-designed legacy TAPs, which may have separate instruction and data register operation signals.

In rule b) v. of 5.1.2, the *Select* is an output of the TAP controller that determines which way the instruction or data register mux should be set. The signal *Capture* is defined as the logical OR of the Capture\_DR state and the Capture\_IR state. The signal *Shift* is the logical OR of the Shift\_DR and the Shift\_IR state. The signal *Update* is the logical OR of the Update\_DR state and the Update\_IR state. In rule b) vi. of 5.1.2, the signals represent the states Capture\_DR, Shift\_DR, Update\_DR, Capture\_IR, Shift\_IR, and Update\_IR.

#### 5.1.2 Specifications

#### Rules

- a) The PEDDA shall contain at least one HSTAP (see Clause 4) interface and a scan-channel interface.
- b) When this standard's rules require an IEEE 1149.1 TAP [see rule 4.1.2 c)], the PEDDA shall include a TAP interface with the following inputs:
  - i. TCK
  - ii. SI
  - iii. Reset\*
  - iv. Enable 1149 10

and either

v. Select, Capture, Shift and Update

or

vi. Capture\_DR, Shift\_DR, Update\_DR, Capture\_IR, Shift\_IR, and Update\_IR and the following output:

vii. SO

When an IEEE 1149.1 TAP is connected to the TAP interface and the Enable\_1149\_10 signal is de-asserted, the PEDDA shall not interfere with the operation and access via the TAP of IEEE 1149.1 test data registers and IEEE 1500 wrapper serial ports connected at the scan-channel interface.

NOTE—When compliance to IEEE 1149.10 is not enabled, then the IEEE 1149.10 circuitry should not interfere with the operation of the scan-channels.<sup>5</sup>

- d) When the Enable 1149 10 signal is asserted the following shall occur:
  - SCAN packets arriving at the PEDDA HSTAP interface shall be decoded and delivered to the appropriate scan-channel interface(s).
  - Scan data from the scan-channel interface(s) shall be encoded within a SCANR packet and delivered to the HSTAP interface.
  - iii. All other IEEE 1149.10 packets shall be decoded and operated on as defined in this standard (see Clause 6) and a corresponding response packet shall be returned to the HSTAP interface.
  - All CONTROL\_CHARS shall be operated on as defined in this standard.
  - v. When a TAP is connected to the TAP interface and when the TAP is in the Run-Test-Idle or Test-Logic-Reset state, the circuitry of the TAP shall not interfere with the operation of the PEDDA on IEEE 1149.1 test data registers or IEEE 1500 wrapper serial ports connected at the scan-channel interface.
- e) The scan-channel interface shall contain a Reset10\* output.
- f) When a RESET packet is received and the TYPE field bit position RESET10 is a logic one,

<sup>&</sup>lt;sup>5</sup> Notes in text, tables, and figures are given for information only and do not contain requirements needed to implement the standard.

#### IEEE Standard for High-Speed Test Access Port and On-Chip Distribution Architecture

 The scan-channel interface shall assert Reset10\* for a period of time determined by the designer and then de-assert it.

and

 The de-assert shall occur prior to any capture, shift, or update event which occurs due to the receipt of a SCAN packet.

NOTE—The length of time here cannot be unreasonable. It is possible for the transmitter to send a RESET packet immediately followed by a SCAN packet without IDLE states in between.

- g) When a RESET packet is received and the TYPE field bit position TRST10 is a logic one, and the optional TRST10\* output is provided [see permission 5.1.2 y)], the scan-channel interface shall assert the signal TRST10\*.
- h) When a RESET packet is received and the TYPE field bit position TRST10 is a logic zero, the scan-channel interface shall de-assert TRST10\*.

NOTE—Asserting the signal Reset10\* or the signal TRST10\* does not change HSTAP compliance. See rule 4.1.2 e). This implies that scan registers documented in the PDL iProc *Disable\_1149\_10* must be initialized to mission mode operation using POR or other initialization method.

- i) The PEDDA shall include a 16-bit TARGET\_ID register.
- j) The PEDDA shall be designed such that at power-on-reset or when IEEE 1149.10 compliance is enabled, the PEDDA's TARGET ID register contents shall be set to all zeros.
- k) The PEDDA shall be designed such that when the PEDDA'S TARGET\_ID is all zeros, all packets received except the CONFIG packet are forwarded for transmission.
- The PEDDA shall be designed such that a received CONFIG packet shall change the TARGET\_ID register to the value specified by the <TARGET\_ID> of the CONFIG packet, if the current TARGET\_ID is un-configured (all zeros).
- m) The TARGET\_ID register shall retain its contents unless one of the following occurs:
  - The PEDDA circuit is powered-off.
  - ii. A RESET packet is received with the TYPE field TARGET\_ID bit is a logic one.
  - iii. IEEE 1149.10 compliance is disabled via the TAP.
- n) When a RESET packet is received and the TYPE field bit position TARGET\_ID is a logic one, the scan-channel interface shall set the TARGET\_ID register to all zeros.
- o) The PEDDA shall be designed such that a received TARGET packet that has a TARGET\_ID that matches the TARGET\_ID of the PEDDA, all subsequent packets received until the next TARGET packet received shall be operated on by the PEDDA.
- p) The PEDDA shall be designed such that when a TARGET packet is received that has a TARGET\_ID that does not match the TARGET\_ID of the PEDDA, all subsequent packets until the next TARGET packet received shall be forwarded for transmission.
- q) The PEDDA shall be designed such that a received CONFIG packet with an incorrect CRC32 shall have no effect on the TARGET\_ID register.
- r) The PEDDA shall be designed such that a received TARGET packet with an incorrect CRC32 shall have no effect on the operation of the PEDDA other than to return an ERROR CHAR.
- s) The PEDDA shall be designed such that a received RAW packet with an incorrect CRC32 shall have no effect on the operation of the PEDDA other than to return an ERROR\_CHAR.
- The PEDDA shall be designed such that if it has access to an IEEE 1149.1 boundary-scan register, said boundary-scan register shall have boundary-scan cells associated with the HSTAP signals on an excludable segment.

NOTE—If IEEE 1149.10 is used to take a device into EXTEST, EXTEST\_PULSE, EXTEST\_TRAIN, SELECTIVE\_TOGGLE, the boundary-scan register needs to be segmented at the HSTAP such that the HSTAP signals remain in mission-mode. See IEEE Std 1149.1 for details on excludable segments. See Figure 9.

#### Recommendations

- u) The Reset10\* signal should be routed to registers according to IEEE 1149.1 rules for RESET\* when the PEDDA scan-channel interface is connected to IEEE 1149.1 test data registers.
- v) The TRST10\* signal, when provided, should be routed to registers according to IEEE 1149.1 rules for TRST\* when the PEDDA scan-channel interface is connected to IEEE 1149.1 test data registers.
  - NOTE—These two recommendations are necessary to follow when an associated IEEE 1149.1 TAP is present and IEEE 1149.1 compliance is desired in addition to IEEE 1149.10. These signals should not be connected to registers which set or initialize IEEE 1149.10 compliance. See rule 4.1.2 e).
- w) The Reset10\* signal should be routed to registers according to IEEE Std 1500 [B1] rules for WRSTN when the PEDDA scan-channel interface is connected to IEEE 1500 registers.
  - NOTE—This recommendation is necessary to maintain IEEE Std 1500 [B1] compliance when IEEE Std 1500 is used for test data registers, and IEEE Std 1500 compliance is desired in addition to IEEE Std 1149.10-2017 compliance.
- x) When it is feasible, a device that can benefit from IEEE Std 1149.1 compliance should be both IEEE Std 1149.1 and IEEE Std 1149.10-2017 compliant.
  - NOTE—Be careful not to simply abandon IEEE Std 1149.1 compliance in favor of IEEE Std 1149.10-2017 compliance without giving it some thought. IEEE Std 1149.1 offers a detailed boundary-scan register description that facilitates PCB-level test. System designers and OEMs may still require use of that boundary-scan register and the low speed TAP interface even if IEEE Std 1149.10-2017 is implemented.

#### **Permissions**

- y) When a TAP is connected to the TAP interface, the PEDDA may include a TRST\* input.
- z) A PEDDA may include a scan-channel interface TRST10\* output.
- aa) A PEDDA may include a TAP interface with a connected TAP even when a TAP interface is not required by Rule 4.1.2 c)i.
  - NOTE—A TAP can be used with a PEDDA even if the HSTAP does not require a TAP to enter compliance.

#### 5.1.3 Examples

Figure 6 shows an example implementation that meets rules 5.1.2 f), g), and h). If the IEEE 1149.1 TAP is in *Test-Logic-Reset* then there is no effect on Reset10\* or TRST10\* when Enable\_1149\_10 is asserted.




Figure 6—Example implementation of TRST10\* and Reset10\*

Figure 7 shows an example TDR bit designed to assert Enable\_1149\_10 via the IEEE 1149.1 TAP. PORRESET is an IEEE 1149.1 description of a reset that occurs at power-on (or power-up). At power-on, a reset is performed to clear the update flop to zero and disable IEEE 1149.10 operation. This is just an example; other register bits may need to be set to configure the mission mode signals to operate as an HSTAP. See Clause 9 for more information on how PDL can operate this register.




Figure 7—Example IEEE 1149.1 TDR for asserting Enable\_1149\_10

Figure 8 shows an example that uses both the compliance-enable character and an IEEE 1149.1 TDR to assert Enable\_1149\_10. The example shows a circuit that asserts Enable\_1149\_10 when either the compliance-enable character is received or via the IEEE 1149.1 TAP. An IEEE 1149.1 PULSE0 bit is used to de-assert Enable\_1149\_10 such that the rules in rule e) of 4.1.2 are met.




Figure 8—Example circuit for asserting Enable\_1149\_10 via a compliance-enable character

Figure 9 shows an example block diagram of how to segment TDRs for optimal use with IEEE 1149.10, and how to achieve compliance with rule t) of 5.1.2. The figure illustrates shared access via the TAP and HSTAP to the init-data register and the boundary-scan register. The access via the HSTAP is optimized by segmenting the two TDRs into multiple segments that can be scanned concurrently. Concurrent access enables better usage of the bandwidth provided by the HSTAP and shortens test time. The boundary-scan register and the init-data register are used for a variety of pin related tests. Leakage tests, Pull-up/Pull-down, V<sub>OH</sub>/V<sub>OL</sub>, and related pin tests can be tested faster when segmentation is present because the HSTAP/PEDDA can access each segment concurrently. This segmentation can also be used to achieve compliance with rule t) of 5.1.2. Without segmentation, tests using the boundary or init-data register would not be any faster than with an IEEE 1149.1 TAP for access. Figure 9 shows how to put the boundary-scan (b-s) cells associated with the HSTAP on a collapsible segment. This is necessary in order to leave the

HSTAP in mission mode when instructions such as EXTEST, EXTEST\_PULSE, etc. are used; they will not put the HSTAP related b-s cells in test mode. Note that segments can have any number of pipeline registers (shown as the box "P" in the figure) in order to meet timing.




Figure 9—Example use of B-S and Init-Data Register

#### 6. Packet definitions

#### 6.1 Packet overview

This subclause provides the general overview of the inbound and outbound packets defined by this standard.

#### 6.1.1 Description

This standard defines two packet types: inbound packets and outbound packets. The IEEE 1149.10 protocol also includes control characters that are used to define the start and end of a packet and any special communications such as error states or idle states. Each packet has a command that controls operation of the PEDDA. Inbound packets are listed in Table 1 and outbound packets are listed in Table 2. The full descriptions are available in the associated packet description in this clause.

Table 1—Inbound packets

Command	Value	Description	
CONFIG	0x01	Enable uninitialized IEEE 1149.10 interface to be	
		enumerated.	
TARGET	0x02	Specify the target IEEE 1149.10 interface for all	
		subsequent packets.	
RESET	0x03	Assert Reset10* or TRST10* (internally different	
		signals) or clear the TARGET_ID.	
RAW	0x04	Enable the interface in a RAW data mode	
		(suitable for BER testing). Data is not processed	
		by the packet processor and subsequently all RX	
		data is sent to the TX.	
CH-SELECT	0x05	Set the SCAN_GROUP and target channels on	
		subsequent IR/DR scan packets.	
SCAN	0x06	An interleaved packet for IR/DR scans.	
BOND	0x07	Signal the HSTAP to go from single lane to	
		multi-lane.	
USER	0x20-0x3F	A user-defined packet used to transfer data not	
		anticipated by this standard.	
All outbound packets	See Table 2	All response packets are ignored by the input and	
		forwarded unmodified to the TX.	

Table 2—Outbound packets

Command	Value	Description
CONFIGR	0x81	A CONFIG packet response.
TARGETR	0x82	A TARGET packet response.
RESETR	0x83	A RESET packet response.
RAWR	0x84	A RAW packet response.
CH-SELECTR	0x85	A CH-SELECT packet response.
SCANR	0x86	An interleaved SCAN packet response.
BONDR	0x87	Response to BOND packet request.
USERR	0xA0-0xBF	A USER defined packet response.
All non-target	See Table 1	All packets not destined for this target are forwarded
inbound packets		unmodified.

Outbound response packets differ from the inbound packets by asserting bit 7 of the command byte high. An optional parity bit can be used on bit 6, hence that bit is reserved when that capability is enabled and documented in BSDL. Therefore, inbound commands 0x40-0x7F are also available when parity checking on the command is not used. The general format of both a send and a receive packet is shown in Figure 10. Packets begin with a Start-of-Packet (SOP) control character, followed by a command (CMD) byte, followed by the command-specific data (PAYLOAD), followed by the 32-bit CRC (CRC32), and terminated by four End-of-Packet (EOP) control characters. All packets have an integer multiple of four bytes up to the CRC32, followed by a CRC32 of four bytes and the four EOP bytes. A "packet frame" refers to any of the four bytes that start on an integer multiple of four. Other than the SOP character, control characters are sent in multiples of four before the next packet frame. A trade-off was made in requiring redundant control characters such as the four EOP characters in order to keep the packet aligned, which is thought to simplify the receiver decoding logic.

The packet definitions are shown in this standard without regard to the encoding/decoding that may be implemented. This standard follows the convention of other serial standards such that the data in the packet

is shown in human readable MSB to LSB, where the LSB is on the right without encoding. However, for many protocols, bits are transmitted with LSB first.



Figure 10—General form of a IEEE 1149.10 packet

#### 6.1.2 Specifications

#### Rules

- All packets shall start with an SOP character and end with four EOP characters.
  - NOTE—All packet descriptions and rules are provided prior to any encoding.
- b) Following the SOP character, all packets shall have eight bits representing a command (CMD) and shall have a value as specified in Table 1 or Table 2.
  - NOTE—The values in the tables are shown without the use of parity [see permission 6.1.2 o)].
- c) Following the command (CMD), all packets shall have a PAYLOAD, which represents the data for a particular packet as defined in this clause.
- d) All packets shall have an SOP byte, CMD byte, and PAYLOAD bytes with a total sum of bytes that is an integer multiple of four.
- e) All packets shall include a CRC32 (Cyclical Redundancy Check) as the last 32 bits of data prior to the four EOP characters.
- f) The CRC32 shall be calculated on all of the data received between the SOP and the CRC32 32-bit value that is not a control character.
  - NOTE—The SOP and any IDLE, XON, or XOFF values are not included in the CRC32 calculation. See also 7.5 on control characters.
- g) When a PEDDA receives a TARGET packet with a TARGET\_ID not matching its own TARGET\_ID, that TARGET packet and all subsequent packets shall be forwarded for transmission by the HSTAP.
- h) All received packets that have the most significant bit of the CMD field set to a logic one shall be forwarded for transmitting by the HSTAP.
  - NOTE—All response packets that are received by a PEDDA are forwarded.

#### **Permissions**

- An integer multiple of four IDLE characters may appear in a transmission before the start of any packet frame.
- j) An ERROR character followed by three data bytes may appear in a transmission before the start of any packet frame. The three bytes that follow the ERROR character may contain any user defined data that is not a control character.

#### IEEE Standard for High-Speed Test Access Port and On-Chip Distribution Architecture

- k) An integer multiple of four XOFF characters may appear in a transmission before the start of any packet frame.
- An integer multiple of four XON characters may appear in a transmission before the start of any packet frame.
- m) An integer multiple of four CLEAR characters may appear in a transmission before the start of any packet frame.
- An integer multiple of four COMPLIANCE characters may appear in a transmission before an SOP and after the last EOP character.
- Bit 6 (counting from Bit 0) of the CMD may be used to indicate even or odd parity of the eight-bit CMD value.

NOTE—See 7.4.2

#### 6.2 The CONFIG packet

The CONFIG packet initializes an un-configured IEEE 1149.10 interface such that it is enumerated. A PEDDA powers up with a TARGET\_ID of all zeros. The CONFIG packet is used to set the IEEE 1149.10 to an identification value greater than zero. After configuration, the TARGET packet can be used to select the IEEE 1149.10 interface and PEDDA.

#### 6.2.1 Description

The CONFIG packet includes a command (CMD) value of 0x01 followed by a 16-bit TARGET\_ID to identify the IEEE 1149.10 interface by number (see Figure 11). When a daisy-chain of IEEE 1149.10 interfaces exists, where the TX of one is connected to the RX of another, each interface would be assigned a unique TARGET\_ID within the daisy-chain. The first interface in the chain, the HSTAP RX closest to the ATE, would be assigned a unique TARGET\_ID first, and then, in turn, each interface along the chain would be assigned a different TARGET\_ID.



Figure 11—Format of CONFIG packet

The CONFIG packet is used early in the initialization process to set the TARGET\_ID of each IEEE 1149.10 interface.

#### 6.2.2 Specifications

#### Rules

- a) The CONFIG command shall have a value of 0x01.
- b) A TARGET\_ID shall be 16 bits wide and have a value greater than zero.
- The TARGET\_ID shall directly follow the CONFIG command byte.

#### **Examples**

Given an attribute CONTROL\_CHARS as follows (see 7.5 for more information on the attribute CONTROL\_CHARS):

```
attribute CONTROL_CHARS of MyChip: entity IS

"(SOP_CHAR: 0xFB), " &

"(EOP_CHAR: 0xFD)," &

"(IDLE_CHAR: 0xBC)," &

"(ERROR_CHAR: 0xFE)," &

"(XOFF_CHAR: 0x7C)," &

"(XON_CHAR: 0x1C)," &

"(CLEAR_CHAR: 0x5C)," &

"(COMPLIANCE_CHAR: 0xDC)";
```

The SOP is 0xFB and the EOP is 0xFD. The data transmitted from the ATE to the input of an IEEE 1149.10 compliant interface (assuming LSB is transmitted first and there is no encoding) is as follows:

0xFB followed by 0x01, followed by 0x0001 (sent as 0x01 then 0x00), followed by a CRC32 of 0xE7988264 for the three data bytes received, followed by four bytes of 0xFD used for the EOP. These are the raw unencoded data values; the bit lengths would be different depending on the encoding/decoding format (8B/10B, 64B/66B, etc.). Table 3 provides the packet transmit order in tabular form.

Table 3—CONFIG packet transmit order

Xmit	Data	Hex	Binary
1	SOP	0xFB	0b11111011
2	CMD	0x01	0b00000001
3	TARGET_ID		
	Byte 0	0x01	0b00000001
4	TARGET_ID		
	Byte 1	0x00	0b00000000
5	CRC32		
	Byte 0	0x64	0b01100100
6	CRC32		
	Byte 1	0x82	0b10000010
7	CRC32		
	Byte 2	0x98	0b10011000
8	CRC32		
	Byte 3	0xE7	0b11100111
9	EOP	0xFD	0b11111101
10	EOP	0xFD	0b11111101
11	EOP	0xFD	0b11111101
12	EOP	0xFD	0b11111101

The bits would be transmitted as shown in Figure 12. For ease of reading, the bits are shown without encoding and transmitted with LSB first.




Figure 12—Transmit order for CONFIG packet using LSB\_First based HSTAP

#### 6.3 The TARGET packet

#### 6.3.1 Description

The TARGET packet is used to communicate to an IEEE 1149.10 interface that the subsequent packets will be for the IEEE 1149.10 interface with the given TARGET\_ID (see Figure 13).



Figure 13—Format of TARGET packet

#### 6.3.2 Specifications

#### Rules

- a) The TARGET command shall have a value of 0x02.
- b) A TARGET\_ID shall be 16 bits wide and have a value greater than zero.
- The TARGET\_ID shall directly follow the TARGET command byte.

#### **Examples**

Given an attribute CONTROL\_CHARS as follows:

```
attribute CONTROL_CHARS of MyChip: entity IS

"(SOP_CHAR: 0xFB), " &

"(EOP_CHAR: 0xFD), " &

"(IDLE_CHAR: 0xBC), " &

"(ERROR_CHAR: 0xFE), " &

"(XOFF_CHAR: 0x7C), " &

"(XON_CHAR: 0x1C), " &

"(CLEAR_CHAR: 0x5C), " &

"(COMPLIANCE_CHAR: 0xDC)";
```

The SOP is 0xFB and the EOP is 0xFD. The data transmitted from ATE to the input of an IEEE 1149.10 compliant interface is as follows:

0xFB followed by 0x02, followed by 0x0001, followed by a CRC32 of 0xE5DE3C3D calculated on the 0x02, 0x01, and 0x00 received in that order, followed by four bytes of 0xFD as the EOP. The data is shown in Table 4 without encoding for ease of reading.

Table 4—TARGET packet transmit order

Xmit	Data	Hex	Binary
1	SOP	0xFB	0b11111011
2	CMD	0x02	0b00000010
3	TARGET_ID		
	Byte 0	0x01	0b00000001
4	TARGET_ID		
	Byte 1	0x00	0600000000
5	CRC32		
	Byte 0	0x3D	0b00111101
6	CRC32		
	Byte 1	0x3C	0b00111100
7	CRC32		
	Byte 2	0xDE	0b11011110
8	CRC32		
	Byte 3	0xE5	0b11100101
9	EOP	0xFD	0b11111101
10	EOP	0xFD	0b11111101
11	EOP	0xFD	0b11111101
12	EOP	0xFD	0b11111101

#### 6.4 The RESET packet

#### 6.4.1 Description

The RESET packet is used to indicate when resets should be asserted (see Figure 14). There are two reset signals (one mandatory and one optional) on the scan interface of the PEDDA. These are Reset10\* and TRST10\*. The 16-bit TYPE field of the packet indicates which type of reset to perform. The TYPE is one of three values: 0x01 for RESET10\*, 0x02 for TRST10\*, and 0x04 to reset the TARGET\_ID to all zeros. Per the PEDDA rules, the reset's asserted state may have any duration required by the design itself within the limitations of the rules [see rule 5.1.2 f)]. The designer is responsible for de-asserting RESET10\* after the appropriate duration. TRST10\* remains asserted to keep compatibility with IEEE 1149.1 TRST\* and the PDL command iTRST. A second RESET packet with TYPE set to 0x00 would be sent to de-assert TRST10\*.




Figure 14—Format of a RESET packet

#### 6.4.2 Specifications

#### Rules

- a) The RESET command shall have a value of 0x03.
- b) A 16-bit TYPE field shall follow the RESET command.
- c) Bit 0 of the TYPE field shall represent the Reset10\* signal and this bit position shall be known as the RESET10 bit position.

NOTE—See rule f) in 5.1.2. The PEDDA asserts Reset10\* for a time determined by the designer, i.e., it is momentary and returns to its de-asserted state without another packet needing to be sent.

- d) Bit 1 of the TYPE field shall represent the next state of the TRST10\* signal and this bit position shall be known as the TRST10 bit position.
- e) Bit 2 of the TYPE field shall be known as the TARGET\_ID bit position and is used for clearing the TARGET\_ID to all-zeros.

#### **Permissions**

f) The TYPE field may contain any value.

#### 6.4.3 Examples

Given the following CONTROL CHARS attribute:

```
attribute CONTROL_CHARS of MyChip: entity IS

"(SOP_CHAR: 0x7C), " &

"(EOP_CHAR: 0x1C)," &

"(IDLE_CHAR: 0xBC)," &

"(ERROR_CHAR: 0xFE)," &

"(XOFF_CHAR: 0xFB)," &

"(XOFF_CHAR: 0xFD)," &

"(XON_CHAR: 0x5C)," &

"(CLEAR_CHAR: 0x5C)," &

"(COMPLIANCE_CHAR: 0xDC)";
```

Reset10\* can be asserted via the packet data shown in Table 5. The bytes to transmit would be 0x7C followed by 0x03, followed by 0x0001, followed by a CRC32 of 0xE41C560A, followed by the EOP of 0x1C.

Table 5—RESET packet data and transmit order

Xmit	Data	Hex	Binary
1	SOP	0x7C	0b01111100
2	CMD	0x03	0b00000011
3	TYPE B0	0x01	0b00000001
4	TYPE B1	0x00	0b00000000
5	CRC32		
	Byte 0	0x0A	0b00001010
6	CRC32		
	Byte 1	0x56	0b01010110
7	CRC32		
	Byte 2	0x1C	0b00011100
8	CRC32		
	Byte 3	0xE4	0b11100100
9	EOP	0x1C	0b00011100
10	EOP	0x1C	0b00011100
11	EOP	0x1C	0b00011100
12	EOP	0x1C	0b00011100

The bits would be transmitted as shown in Figure 15. For ease of reading, the bits are shown without encoding and transmitted with LSB first.




Figure 15—Bit transmit order for LSB\_First based HSTAP

#### 6.5 The RAW packet

#### 6.5.1 Description

The RAW packet is used to set the IEEE 1149.10 interface into a loopback mode, where data arriving at the receiver is sent to the transmit pins (see Figure 16). One use model for the RAW packet would be to use this command to put the IEEE 1149.10 interface into a "far end" loopback mode. A PRBS generator could then be used to send random data to the IEEE 1149.10 receiver and responses observed at the IEEE 1149.10 transmitter. The response data could be compared or compacted to an expected value as part of a signal integrity test. The PEDDA exits RAW packet mode when the IEEE 1149.10 interface receives a power-on reset signal. If a TAP is present then it is recommended to provide IEEE 1149.1 PDL code and a TDR to enable the return of the HSTAP to either mission mode or IEEE 1149.10 packet processing. The

RAW packet should not be used at the system level when a daisy-chain of HSTAPs exists. ATE must have direct access to the TX and RX of an HSTAP to use the RAW packet.




Figure 16—Format of a RAW packet

### 6.5.2 Specifications

### Rules

- a) The RAW command shall have a value of 0x04.
- b) A 16-bit value of 0x0000 shall follow the CMD byte.
- c) If the optional IEEE 1149.1 TAP is provided, and the design of user-provided test registers can clear the effects of the RAW command, an IEEE 1149.1 PDL procedure *Disable\_Rawmode* shall be provided such that when the steps in the iProc *Disable\_Rawmode* are performed, the interface returns to normal IEEE 1149.10 packet processing.

NOTE—The TARGET\_ID of the PEDDA remains unchanged. See rule m) in 5.1.2.

d) When a RAW packet is received then all subsequent data arriving to the HSTAP shall be transmitted on the HSTAP transmitter pins.

NOTE—The RAW command puts the HSTAP interface into a permanent loopback mode, hence, this mode is not used when the ATE does not have direct access to the transmitter side of the HSTAP.

### Recommendations

e) If an IEEE 1149.1 TAP is provided, a user-defined TDR that can return the IEEE 1149.10 interface back to normal IEEE 1149.10 packet processing should be provided.

### 6.6 The CH-SELECT packet

### 6.6.1 Description

Figure 17 shows the format of the CH-SELECT packet. The CH-SELECT packet specifies the SCAN\_GROUP and the number of Channel-Select words that follow in the scan packet. A word is 16 bits in this context. Each scan-channel is enabled for Capture, Shift, or Update in a subsequent SCAN packet by having a corresponding bit set in the Channel-Select word.

# IEEE Std 1149.10-2017 IEEE Standard for High-Speed Test Access Port and On-Chip Distribution Architecture




Figure 17—CH-SELECT packet format

If #Ch-Select is 0x0001, then there is one Channel-Select word of 16 bits wide that can communicate to a maximum of 16 channels (15 through 0). Because #Ch-Select is 16 bits wide then there are:

 $2**16 \times 16 = 1,048,576$  scan-channels per SCAN packet.

The maximum number of scan-channels that can be communicated in a single interleaved SCAN packet is 1,048,576. The SCAN\_GROUP indicates in which group the scan channels exist. With 2\*\*16 possible SCAN\_GROUP values then there is a maximum of:

 $2**16 \times 1,048,576 = 68,719,476,736$  possible scan-channels per PEDDA.

At the time of this writing, neither the scan-channels per packet nor the scan-channels per PEDDA are expected to be reached in a real world design due to routing constraints. As more scan-channels are communicated to in a given SCAN packet, the bandwidth provided by the HSTAP is divided up across those scan-channels. The maximum theoretical limit a 50 Gbit/s interface would be able to deliver is 5000 scan-channels at 10 MHz.

When #Ch-Select is large, the size of the subsequent SCAN packet increases. One way to keep the SCAN packets small is to limit the number in the #Ch-Select word to a small number like four  $(4 \times 16 = 64)$  and have 64 scan-channels per SCAN packet, and then use the SCAN\_GROUP to target one of the four groups of scan-channels in each SCAN packet transmission.

### 6.6.2 Specifications

### Rules

- a) The CH-SELECT command shall have a value of 0x05.
- b) A 16-bit SCAN GROUP shall follow the CH-SELECT command byte.
- c) The SCAN\_GROUP value shall be followed by a two-byte #Ch-Select value representing the number of Channel-Select words provided in this packet.
- d) The #Ch-Select value shall be non-zero.
- e) Following the #Ch-Select value, there shall be a number of Channel-Select words; the number being equivalent to the contents of the #Ch-Select value and each of these Channel-Select words shall be 16 bits long.
- f) The bits of the Channel-Select words in the packet shall represent the channel selects counted from LSB to MSB that are necessary for enabling a scan channel that is present in the PAYLOAD portion of a subsequent SCAN packet.

NOTE—This is a description of packet bit ordering and not representative of what may be transmitted at the physical layer. Bits are counted in the word starting with Channel zero for the LSB.

- g) A logical one in a Channel-Select word bit position shall indicate the corresponding select for the scan channel shall be asserted.
- h) Following the Channel-Select words there shall be a number of bytes with value of 0x00 equal to: 2 \* ((#Ch-Select -1) mod 2)

### **Permissions**

i) Positions in the Channel-Select words may have no meaning at all and may serve as "don't care" bits when it is necessary to align bits.

# 6.6.3 Examples

In this example, the PEDDA design connects to thirty-two (32) scan-channels. It is desired for a certain scan operation to enable Scan-Chanel 0 and Scan Channel 30. Figure 18 shows the detail of the #Ch-Select and Channel-Select words and how they would be transmitted serially if there was no encoding and the bits were transmitted LSB first. The #Ch-Select word specifies the number of Channel-Select words that follow the #Ch-Select word. In the example the #Ch-Select is two so the PEDDA receiver will expect two 16-bit words following the #Ch-Select. The order is shown with the most significant bit, indicating the largest enumerated scan channel transmitted in the second Channel-Select word.




Figure 18 — Example scan-channel selection detail

# 6.7 The SCAN packet

### 6.7.1 Description

The SCAN packet is used to communicate data to one or more scan channels. The generic format of the SCAN packet is shown in Figure 19. The SCAN command of 0x06 is provided after the SOP. Following the SCAN command is an 8-bit identification (ID). This ID is present to facilitate tracking packets and their responses, because they would have the same ID. The maximum ID is 0xFF. Typically the ATE will start applying SCAN packets starting with an ID of zero and incrementing each subsequent SCAN packet by one. There are no specific rules about the ID as the PEDDA does not interpret the ID. The PEDDA uses the ID to assign the same value to the SCANR response packet.

Following the ID byte there is a 4-bit value of 0b0000 such that the ICSU nibble and 4-bit value together are a full byte in width. The ICSU is a nibble representing the bits for enabling Instruction, Capture, Shift, and Update functions. When the MSB of the ICSU is asserted, the PEDDA will enable scan operations to

the instruction register, if present. The Capture, Shift, and Update bits, when asserted, determine if those scan functions are performed on the channels selected by the Channel-Select words from the CH-SELECT packet.

The ICSU is followed by a 32-bit value representing the #Payload-Frames in the PAYLOAD. The Cycle-Count follows and is another 32-bit value that indicates the number of scan clocks used to shift the scan-channels selected in the packet. Neither the capture nor the update events are counted in the Cycle-Count field.

The PAYLOAD is uniquely defined for each SCAN operation. The data in the payload for more than one scan-channel is interleaved based on the INTERLEAVE\_SIZE value from the PACKET\_MAP BSDL attribute. The PAYLOAD is followed by a CRC32, which is calculated on all of the non-control characters after the SOP.




Figure 19—Generic format of a SCAN packet

The PAYLOAD of a SCAN packet consists of interleaved scan data to be shifted in. Interleave is specified by the <Interleave\_Size> in the BSDL PACKET\_MAP attribute. Details of the PACKET\_MAP attribute are found in 7.4. The interleave size determines the number of contiguous bits sent to each channel selected by the Channel-Select word when the SCAN packet is transmitted. In the example attribute below, <Interleave\_Size> is set to 1.

```
attribute Packet_Map of MyChip: entity IS

"(PEDDA_NAME : PEDDA1)," &

"(TX_Order : LSB_FIRST)," &

"(CMD_Parity : NONE_1149_10)," &

"(SCAN_DATA_SIZE : 4), " &

"(PACK : FALSE), " &

"(Interleave_Size: 1), " &

"(Scan_Group: 1)";
```

In order for the reader to follow the scan-in data for each of four example scan channels, the binary data is depicted as alphabetical characters in Figure 20. It is desired to shift in AEI into channel 0, BFJ in channel 1, etc. The final data in each scan-channel is shown in Figure 20. Bit I is in the register that is closest to the scan out.




Figure 20 — Data in scan-channel 3 through 0 after scan

Figure 21 shows how the first data word is formed when all four channels are enabled in the packet. Each position represents one bit of a round-robin of each scan channel starting at Channel 0 followed by each channel in ascending order, padding as necessary until the SCAN\_DATA\_SIZE (4 in this case) is reached. The Bit0 position is commonly transmitted first, so the bits are shown in that order (assuming there is no 8B/10B, 64B/66B, etc. encoding). Because there are just three bits to scan into each scan channel, the 2<sup>nd</sup> data byte must be padded to keep the data as two full bytes. Then two more bytes must be added to keep the scan payload a multiple of packet frames.




Figure 21 —Formatted payload of packet

It may be desirable to implement a PEDDA that keeps the round-robin scan-channel sequence on nibble or byte boundaries. The bandwidth efficiency lost by transmitting bit positions with no meaningful data may be a reasonable tradeoff with PEDDA design simplification. This is typical when the INTERLEAVE\_SIZE is an odd number, because SCAN data is expressed in packet frames. The PACKET\_MAP BSDL attribute presented earlier indicated that no packing of the scan data should be done (PACK is set to FALSE). This construct provides documentation for an automated software program to create a SCAN packet such that the bit positions for each scan-channel in the SCAN\_GROUP remain consistent and independently enabled. Figure 22 shows an example where only scan-channel 0, 2, and 3 are enabled. The position for scan-channel 1 is preserved, as the documentation indicates that there are four scan-channels in the group and the bits are not to be packed.




Figure 22—Payload with 3 scan-channels

### 6.7.2 Specifications

### Rules (SCAN packet)

- a) The SCAN command shall have a value of 0x06.
- b) The SCAN command byte shall be followed by an ID byte.
- c) The ID byte shall be followed by four bits of 0b0000 and four bits representing the ICSU of the packet.
- d) The ICSU of a SCAN packet shall represent the intent to perform an Instruction, Capture, Shift, and Update operation on the scan-channels selected via a logic 1 in the respective bit position.

NOTE—An operation is not performed when the respective bit is zero.

- e) There shall be a 32-bit #Payload-Frames value that:
  - represents the number of packet frames found in the PAYLOAD portion of the SCAN packet and
  - ii) follows the ICSU.
- f) There shall be a 32-bit Cycle-Count value following the #Payload-Frames, which represents the number of bits to shift on the scan-channels selected.
- g) There shall be PAYLOAD data with a size in packet frames equivalent to the value of #Payload–Frames immediately following the Cycle-Count.
- h) When the MSB of the ICSU is logic 1, only one bit of the Channel-Select words shall be logic 1.

NOTE—When an instruction register is the target of a scan operation, it is done as a SCAN packet separate from SCAN packets that deliver data.

### Rules (SCAN payload)

- j) The Interleave size shall be the number of contiguous bits associated with a scan-channel in the PAYLOAD section of a SCAN packet and shall be greater than zero.
- k) The data size of the PAYLOAD portion shall be an integer multiple of packet frames.

### 6.7.3 Examples

This example shows the concept of shifting in (and out) data on two scan-channels of different lengths at the same time when over-shifting of the shorter length scan-channel is not desired. Figure 23 shows an example set of scan-channels labeled Channel 0 through 3. Channel 0 is 32 bits long and Channel 3 is 33

bits long. The data that is desired to be present in the scan-channels is represented by the alphabet characters at the SI and SO. For brevity, not all of the positions are shown as filled. It is desired to scan both channel 0 and channel 3 at the same time.




Figure 23—Four example scan-channels, with final data contents

Figure 24 shows the first packet as a CH-SELECT command packet. The Channel-Select is set to 0x0009 indicating both Channel 3 and Channel 0 will be used in the subsequent SCAN packet. The format of the SCAN packet to scan in (and scan out) data on Channel 0 and Channel 3 simultaneously is also shown in Figure 24. The start is indicated by the SOP character followed by the SCAN command of 0x06. This is followed by one 8-bit ID value set at 0x01, four bits of padding of 0b0000, and the ICSU set to 0b0110. The value of the ICSU indicates that both a Capture-DR operation and a Shift-DR operation are to be performed.




Figure 24—CH-SELECT, Capture-DR, and Shift-DR portion of a two channel 32-bit scan

The number of packet frames (#Payload-Frames) is a 32-bit value equal to 0x0000\_0002 indicating eight data bytes follow the cycle-count (the portion of the packet that is variable length). The cycle count is a 32-bit value equal to 0x0000\_0020 or decimal 32. This indicates that the number of scan clocks required for

this SCAN packet is thirty-two. Figure 25 shows an example Packet\_Map of the interface in BSDL. For a complete description of the Packet\_Map, see 7.4. This Packet\_Map specifies an Interleave\_Size of four, which means that the scan data for each channel is broken up into 4-bit values.

```
attribute Packet_Map of MyChip : entity IS

"(PEDDA_NAME: PEDDA1)," &

"(TX_Order : LSB_FIRST),"&

"(CMD_Parity : NONE_1149_10)," &

"(SCAN_DATA_SIZE : 8), " &

"(PACK : TRUE), " &

"(Interleave_Size: 4), " &

"(Scan_Group : 1)";
```

Figure 25—Example Packet\_Map

After the Cycle-Count, the scan data follows with four bits of each channel interleaved for a total of eight nibbles for each channel, 16 nibbles in total. The first four bits for Channel 0 are sent first, the bits represented at positions QRST followed by a nibble for Channel 3 from the bit positions VXYZ. The bits to shift are interleaved, ending with bits for Channel 0 ABCD shifted as the next to last nibble and Channel 3 bits from position MNOP shifted last. The interleaved scan-in data is followed by a CRC32 of all of the bytes from the SCAN command until the CRC32, and then followed by four EOP symbols.

Because only 32-bits of shift occurred on Channel 3, it requires another bit of shift to shift in the bit at the "L" position. Figure 26 shows the two packets required. The CH-SELECT command uses the same SCAN\_GROUP, 0x01, and the #CH-Select word is the same 0x01. The Channel-Select becomes 0x0008, indicating that just Channel 3 is active for the subsequent SCAN packet. The SCAN command is again 0x06 followed by an incremented ID of two (0b0010). ICSU is 0b0010, representing that only a shift function is occurring. The size of the payload is 1 packet frame (#Payload-Frames) because just one byte of data is required after the Cycle-Count. The Cycle-Count is 1 as there is just one bit to shift. The SCAN\_DATA\_SIZE specified in the Packet\_Map indicates that it is eight bits.




Figure 26—Packets needed to shift 33rd bit of Channel 3

Channel data immediately follows the Cycle-Count, followed by any padding data needed to meet the SCAN\_DATA\_SIZE. The bit in the position L is shown as the least significant bit of the Channel 3 nibble. The interleave is four bits, but there is just one Channel to shift so there are four bits of padding, four "don't

care" bits (shown as 0b000), which are sent to provide eight bits of data. To format the PAYLOAD to a multiple of a packet frame, three more pad bytes are added to complete the frame. The data is then followed by a 32-bit CRC32 word, followed by four EOP characters. If the scan channels do not have update registers, then the sequence is complete. However, if any of the register cells have an update stage, it will be necessary to also assert Update-DR for the channels.




Figure 27—Final SCAN packet to assert Update-DR

Figure 27 shows the CH-SELECT and SCAN packet to assert Update-DR on both channels. The CH-SELECT command packet uses a Scan\_Group of 0x01, a #CH-Select of 0x01, and a Channel-Select word of 0x0009 (0b1001), indicating both Channel 0 and Channel 3 are going to be activated. The SCAN command (0x06) is followed by an incremented ID of three (0x03). This is followed by a nibble of 0b0000 and an ICSU of 0b0001, indicating that just an Update-DR is to be performed. The number of #Payload-Frames is zero because there is no new data and the Cycle-Count is also zero. This is followed by a CRC32 of the data from the SCAN command to the CRC32 followed by four EOP. After these six packets, the data will exist in Channels 0 and 3 as shown in Figure 23. Please note that when it is possible to over shift Channel 0, it is perfectly acceptable to format the data for Channel 0 by padding the first bit. This is just an example that shows a more complex shifting method.

### 6.7.4 Example using 64B/66B encoding

8B/10B is a byte-by-byte based line encoding developed in the early 1980s. To encode an IEEE 1149.10 packet, each 8-bit byte value is substituted into a 10-bit value. More recent encoding methods for SERDES use packet based encoding. That is, the fundamental architecture of a packet, having a "start", some data bytes or some control bytes, followed by an "End" or "Terminate", is built into the architecture of the encoding standard. The encoding is performed across sixty-four or more bits at a time using a set of pattern lookups, which are then scrambled to ensure enough randomness for clock recovery at the receiver. Table 6 shows the subset of 64B/66B encoding from IEEE Std 802.3 that is applicable when encoding IEEE 1149.10 packets. For clarity, Table 6 shows "Z" in the pattern specification. The "Z" shown in the pattern specification is an 8-bit control character and the "C" in the "Bits" specification is the 7-bit transmitted version. (IEEE Std 802.3 uses "C" as a designation for both the control characters to encode and the encoded control characters.)

IEEE 1149.10 does not use ordered sets as described in 64B/66B, hence those patterns would not be used when encoding IEEE 1149.10 packets. Due to the nature of the four-byte frames of IEEE 1149.10, the EOP (end of packet) can occur in just two positions, in the first byte or the fifth byte. The two matching patterns are shown in lines five and six. 64B/66B uses the "end of packet" notation "T" for terminate. Data is

transmitted LSB first, such that the data value of 0x1E as shown is transmitted as 01111000. While SOP and EOP are defined as control characters in this standard, they are not used in the Z<sub>0</sub> or Z<sub>4</sub> positions, for compatibility with 64B/66B encoders/decoders. It should be noted by the reader that based on the table shown, SOP is never actually transmitted, hence, its value as defined in BSDL is not critical to the implementation of the HSTAP or PEDDA. Similarly, lines 5 and 6 show the only possible format for an EOP. Hence, the decoder can rely on the D<sub>0</sub> value of 0x87 or 0xCC to know an EOP was received and its position. Encodings other than 8B/10B known to this standard all use a repetition of the 64B/66B table shown for the length the encoding standard specifies. For example, in128B/130B, the pattern to match is simply repeated for another sixty-four bits. Hence, D<sub>0</sub> through D<sub>7</sub> would simply repeat for bits 64:127. A line encoding standard may differ, however, by the number of sync bits as defined by that encoding.

	Pattern	Sync	Bits (0:63)								
1	$D_0D_1D_2D_3/D_4D_5D_6D_7$	01	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	Ι	<b>)</b> <sub>7</sub>
2	$Z_0Z_1Z_2Z_3/Z_4Z_5Z_6Z_7$	10	0x1E	C <sub>0</sub>	$C_1$	$C_2$	$C_3$	$C_4$	$C_5$	C <sub>6</sub>	C <sub>7</sub>
			"01111000"	0 - 6	0-6	0 - 6	0 - 6	0 - 6	0 - 6	0 - 6	0 - 6
3	$Z_0Z_1Z_2Z_3/S_4D_5D_6D_7$	10	0x33	$C_0$	$C_1$	$C_2$	$C_3$		$D_5$	$D_6$	$D_7$
				0 - 6	0 - 6	0 - 6	0 - 6	0b0000			
4	$S_0D_1D_2D_3/D_4D_5D_6D_7$	10	0x78	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$		$D_6$	$D_7$
5	$T_0Z_1Z_2Z_3/Z_4Z_5Z_6Z_7$	10	0x87	0b0000000	$C_1$	$C_2$	$C_3$	C <sub>4</sub>	$C_5$	C <sub>6</sub>	C <sub>7</sub>
					0-6	0 - 6	0 - 6	0 - 6	0 - 6	0 - 6	0 - 6
6	$D_0D_1D_2D_3/T_4Z_5Z_6Z_7$	10	0xCC	$D_0$	$D_1$	$D_2$	$D_3$	0b000	C <sub>5</sub>	C <sub>6</sub>	C <sub>7</sub>
									0 - 6	0 - 6	0 - 6

Table 6—The subset of 64B/66B blocks used when encoding IEEE 1149.10 packets

Table 7 shows example 64B/66B encoding of four packets: a CONFIG packet, followed by a TARGET packet, followed by a CH-SELECT packet, and then followed by a SCAN packet. The SCAN packet matches the SCAN packet of Figure 24. The control characters used are defined below in the CONTROL\_CHARS BSDL attribute. For ease of reading, the data in the table is shown unscrambled and normally would be scrambled according to the 64B/66B polynomial.

```
attribute CONTROL_CHARS of MyChip: entity IS

"(SOP_CHAR: 0xFB), " &

"(EOP_CHAR: 0xFD), " &

"(IDLE_CHAR: 0x07), " &

"(ERROR_CHAR: 0xFE), " &

"(XOFF_CHAR: 0x7C), " &

"(XON_CHAR: 0x1C), " &

"(CLEAR_CHAR: 0x5C), " &

"(COMPLIANCE_CHAR: 0xF7)";
```

Line 1 of Table 7 shows the encoding for the CONFIG packet using 64B/66B. All IEEE 1149.10 packets start with an SOP and, hence, they contain both data and control characters. Because there is data and control in this transmission, 64B/66B requires the sync value to be "10". The code 0x78 is selected because the first eight bytes in the CONFIG packet map to the S<sub>0</sub>D<sub>1</sub>D<sub>2</sub>D<sub>3</sub>/D<sub>4</sub>D<sub>5</sub>D<sub>6</sub>D<sub>7</sub> (see Table 6) pattern specified in 64B/66B. It directly corresponds to the SOP in the first position followed by seven data bytes. The transmission then is two bits "10", followed by 0x78, followed by the seven bytes shown in line 1. Because all of the data required for the CONFIG packet is sent on line 1, the remaining bytes of the CONFIG packet are the four EOP characters. Anytime four EOP characters are found at the start of a 64B/66B block, it matches the pattern in Table 6 line 5. T<sub>0</sub> in 64B/66B terminate packet is equivalent to EOP. Line 2 of Table 7 encodes the four EOP characters required in the packet format as four EOPs followed by four IDLE characters. Line 2 uses code 0x87, followed a 0b0000000, followed by eight 7-bit control character values. The 64B/66B block needs to be padded out with IDLE characters as it is the only encoding pattern that could be used to match this IEEE 1149.10 packet frame.

In lines 3 and 4, the TARGET packet is similarly encoded like the CONFIG packet. The CH-SELECT packet is encoded at lines 5 and 6. Line 6 uses the 0xCC code from Table 6 for this CH-SELECT packet. The IEEE 1149.10 CH-SELECT packet ends as four data bytes followed by an EOP. This matches the  $D_0D_1D_2D_3/T_4Z_5Z_6Z_7$  pattern in 64B/66B. The first EOP is equivalent to the terminate character,  $T_4$ ; the remaining three EOPs matching the three "Z" control characters specified in the encoding. The SCAN packet is transmitted on lines 7-10. Lines 8 and 9 use the sync value of "01" because they match the  $D_0D_1D_2D_3/D_4D_5D_6D_7$  pattern in Table 6. These two 64B/66B blocks are 64-bits each of pure data without control characters.

Table 7—Example 64B/66B encoding of IEEE 1149.10 packets<sup>6</sup>

	Sync	Bits (0:63)								
1	10	0x78	0x01	0x01	0x00	0x64	0x82	0x98	0x	E7
			CONFIG	TID	TID	CRC	CRC	CRC	CRC	
2	10	0x87	060000000	0x7D	0x7D	0x7D	0x07	0x07	0x07	0x07
				EOP	EOP	EOP	IDLE	IDLE	IDLE	IDLE
3	10	0x78	0x02	0x01	0x00	0x3D	0x3C	0xDE	0xE5	
			TARGET	TID	TID	CRC	CRC	CRC	CRC	
4	10	0x87	060000000	0x7D	0x7D	0x7D	0x07	0x07	0x07	0x07
				EOP	EOP	EOP	IDLE	IDLE	IDLE	IDLE
5	10	0x78	0x05	0x01	0x00	0x01	0x00	0x09	0x00	
			CH-	SG0	SG1	#CHS0	#CHS1	CH-S	CI	H-S
			SELECT							
6	10	0xCC	0x50	0xFF	0x76	0x6D	0b000	0x7D	0x7D	0x7D
			CRC0	CRC1	CRC2	CRC3		EOP	EOP	EOP
7	10	0x78	0x06	0x01	0x06	0x02	0x00	0x00	0x	00
			SCAN	ID	ICSU	#PF0	#PF1	#PF2	#F	PF3
8	01	0x20		0x00	0x00	0x00	0x01	0x02	0x03	0x04
		Cycle-Count0		CC1	CC2	CC3	Data	Data	Data	Data
9	01	0x05		0x06	0x07	0x08	0xA2	0x6A	0xCB	0xCA
		Data		Data	Data	Data	CRC0	CRC1	CRC2	CRC3
10	10	0x87	060000000	0x7D	0x7D	0x7D	0x07	0x07	0x07	0x07
				EOP	EOP	EOP	IDLE	IDLE	IDLE	IDLE

# Acronym Legend

TID: TARGET_ID	CC2 : Cycle Count Byte 2
SG0: SCAN GROUP Byte 0	CC3: Cycle Count Byte 3
SG1: SCAN GROUP Byte 16	Data: Scan Data to be shifted in
#CHS0: #Channel_Select Byte 0	#PF0: #Payload Frames Byte 0
#CHS1: #Channel_Select Byte 1	#PF1: #Payload Frames Byte 1
CH-S: Channel Select values	#PF2: #Payload Frames Byte 2
CC1: Cycle Count Byte 1	#PF3: #Payload Frames Byte 3

# 6.8 The BOND packet

# 6.8.1 Description

The BOND packet is used to enter a multi-lane channel bonded mode. Bonding of multiple HSTAPs enables higher bandwidth to and from the target than a single lane (see Figure 28). BOND packets are sent

<sup>&</sup>lt;sup>6</sup> 64B/66B scrambles the sixty-four bits, hence the table shown is not the binary stream that is transmitted.

over the first lane and signal to the interface the number of lanes that are going to be used during channel bonding.




Figure 28 — Format of a BOND packet

### 6.8.2 Specifications

### Rules

- a) The BOND command shall have a value of 0x07.
- b) A 16-bit LANE value shall follow the command byte.
- c) The LANE shall indicate a value greater than one.
- d) After receipt of the BOND command, the operation of the HSTAP and PEDDA shall be as described in 8.1.2.

### 6.8.3 Examples

Figure 29 shows an example packet format for bonding four lanes. The SOP and EOP are not specified in the example.




Figure 29—Example BOND packet for four lanes

Please see Clause 8 on Channel bonding for more details on how channel bonding works.

## 6.9 The CONFIGR packet

The CONFIGR packet is the response to the initialization CONFIG packet. The TARGET\_ID value in the response is always greater than zero. The CONFIGR response confirms to the ATE that the CONFIG packet was received and which TARGET\_ID was specified.

### 6.9.1 Description

The CONFIGR packet uses a command (CMD) value of 0x81 followed by a TARGET\_ID to identify the IEEE 1149.10 interface by the number that was assigned with the CONFIG packet (see Figure 30). When a daisy-chain of IEEE 1149.10 interfaces exists, each interface would be assigned a unique TARGET\_ID within the daisy-chain. The first interface in the chain would be assigned a TARGET\_ID first, and then, in turn, each interface along the chain would be assigned a different TARGET\_ID.



Figure 30 — Format of the CONFIGR packet

The CONFIGR packet is a response to the initialization process to set the TARGET\_ID of each IEEE 1149.10 interface.

### 6.9.2 Specifications

### Rules

- a) The CONFIGR command shall have a value of 0x81.
- b) A 16-bit TARGET\_ID response shall follow the CONFIGR command in the packet.
- c) The TARGET\_ID response of this packet shall be 16 bits and have a value greater than zero.
- d) The TARGET\_ID value in the CONFIGR response shall contain the value of the TARGET\_ID register.

### 6.9.3 Examples

Given an attribute CONTROL\_CHARS as follows:

```
attribute CONTROL_CHARS of MyChip: entity IS
```

```
"(SOP_CHAR: 0xFB), " &
"(EOP_CHAR: 0xFD)," &
"(IDLE_CHAR: 0xBC)," &
"(ERROR_CHAR: 0xFE)," &
"(XOFF_CHAR: 0x7C)," &
"(XON_CHAR: 0x1C)," &
"(CLEAR_CHAR: 0x5C)," &
"(COMPLIANCE_CHAR: 0xDC)";
```

The SOP is 0xFB and the EOP is 0xFD. The data transmitted to the ATE is as follows (assuming there is no encoding):

0xFB followed by 0x81, followed by 0x0001 (sent with LSB first as 0x01 then 0x00), followed by a CRC32 of 0x06AD\_99E4 calculated on the 0x81, 0x01, and 0x00, followed by four closing EOP with a value of 0xFDFD\_FDFD.

# 6.10 The TARGETR packet

### 6.10.1 Description

The TARGETR packet is used to respond to an ATE when a TARGET packet is received (see Figure 31). The TARGETR response confirms that the IEEE 1149.10 design received the TARGET command.



Figure 31—Format of TARGETR packet

### 6.10.2 Specifications

### Rules

- a) The TARGETR command shall have a value of 0x82.
- b) A 16-bit TARGET\_ID response shall follow the TARGETR value in the packet.
- c) The 16-bit TARGET\_ID shall have a value greater than zero.
- d) The TARGET\_ID value in the response shall contain the value of the TARGET\_ID register.

### 6.10.3 Examples

Given an attribute CONTROL\_CHARS as follows:

```
attribute CONTROL_CHARS of MyChip: entity IS

"(SOP_CHAR: 0xFB), " &

"(EOP_CHAR: 0xFD)," &

"(IDLE_CHAR: 0xBC)," &

"(ERROR_CHAR: 0xFE)," &

"(XOFF_CHAR: 0x7C)," &

"(XON_CHAR: 0x1C)," &

"(CLEAR_CHAR: 0x5C)," &

"(COMPLIANCE_CHAR: 0xDC)";
```

The SOP is 0xFB and the EOP is 0xFD. The data transmitted to the ATE is as follows (assuming there is no encoding):

0xFB followed by 0x82, followed by 0x0001 (sent with LSB first as 0x01 then 0x00), followed by a CRC32 of 0x04EB\_27BD, followed by four closing EOP with a value of 0xFDFD\_FDFD.

# 6.11 The RESETR packet

### 6.11.1 Description

The RESETR packet is used to validate that the RESET packet has been received. The RESETR packet consists of the RESETR command of 0x83, a TYPE field of 16 bits, followed by a CRC32 and four EOP (see Figure 32).



Figure 32—Format of the RESETR packet

# 6.11.2 Specifications

### Rules

- a) The RESETR command shall have a value of 0x83.
- b) A 16-bit TYPE value shall follow the RESETR command representing the TYPE value received in the last RESET packet.

NOTE—The TYPE value is the same value as what was received in the last RESET packet.

# 6.11.3 Examples

Given the following CONTROL\_CHARS attribute:

```
attribute CONTROL_CHARS of MyChip: entity IS

"(SOP_CHAR: 0x7C), " &

"(EOP_CHAR: 0x1C)," &

"(IDLE_CHAR: 0xBC)," &

"(ERROR_CHAR: 0xFE)," &

"(XOFF_CHAR: 0xFB)," &

"(XON_CHAR: 0xFD)," &

"(CLEAR_CHAR: 0x5C)," &

"(COMPLIANCE_CHAR: 0xDC)";
```

If a TYPE field was 0x0001, the bytes transmitted to the ATE would be 0x7C, followed by 0x83, followed by 0x0001, followed by a CRC32 of 0x0529\_4D8A, followed by four EOP of 0x1C1C\_1C1C.

# 6.12 The RAWR packet

# 6.12.1 Description

The RAWR packet is used to validate that the RAW packet has been received. The RAWR packet consists of the RAWR command of 0x84, followed by a 16-bit padding field of all zeros, followed by a CRC32 and four EOP (see Figure 33).




Figure 33—Format of RAWR packet

### 6.12.2 Specifications

### Rules

- a) The RAWR command shall have a value of 0x84.
- b) A 16-bit padding field of all zeros shall follow the RAWR command.

### 6.12.3 Examples

Given the following CONTROL\_CHARS attribute:

```
attribute CONTROL_CHARS of MyChip: entity IS

"(SOP_CHAR: 0x7C), " &

"(EOP_CHAR: 0x1C)," &

"(IDLE_CHAR: 0xBC)," &

"(ERROR_CHAR: 0xFE)," &

"(XOFF_CHAR: 0xFB)," &

"(XON_CHAR: 0xFD)," &

"(CLEAR_CHAR: 0x5C)," &

"(COMPLIANCE_CHAR: 0xDC)";
```

The bytes transmitted to the ATE would be 0x7C, followed by 0x84, followed by 16 bits of 0x0000, followed by a CRC32 of 0x197D\_6A4E, followed by four EOP with a value of 0x1C1C\_1C1C.

# 6.13 The CH-SELECTR packet

# 6.13.1 Description

The response to a CH-SELECT packet is a CH-SELECTR packet. The format for the CH-SELECTR packet is shown in Figure 34. The CH-SELECTR command is followed by two bytes of the SCAN\_GROUP being used by the PEDDA. This is followed by two bytes of #Ch-Select indicating how many words of Channel-Selects are present. Channel-Selects are followed by padding when necessary to create an integer number of packet frames prior to the CRC32.




Figure 34—Format of CH-SELECTR packet

# **Specifications**

- a) The CH-SELECTR command shall have a value of 0x85.
- b) A 16-bit SCAN\_GROUP value shall follow the CH-SELECTR command value.
- c) The SCAN\_GROUP value shall be followed by a 2-byte #Ch-Select value representing the number of Channel-Select words provided in this packet.
- d) Following the #Ch-Select value, there shall be a number of Channel-Select words equal to the #Ch-Select value and each Channel-Select word shall be 16 bits.
- Each bit of the Channel-Select words in the packet shall represent the scan-channel number counted from LSB to MSB.

NOTE—This is a description of packet bit ordering and not representative of what may be transmitted at the physical layer. Bits are counted in the word starting on the right with Channel zero for the LSB.

f) Following the Channel-Select words, there shall be the number of bytes with value of 0x00 equal to:

# 6.13.2 Examples

The response to the CH-SELECT packet sent in Figure 24 is shown as the CH-SELECTR response packet in Figure 35.




Figure 35—CH-SELECTR Packet example

# 6.14 The SCANR packet

# 6.14.1 Description

The SCANR packet is the response to the SCAN packet. Figure 36 shows the generic format of the SCANR packet. This format follows the SCAN packet in 6.6.

# IEEE Std 1149.10-2017 IEEE Standard for High-Speed Test Access Port and On-Chip Distribution Architecture




Figure 36—Generic SCANR packet format

# 6.14.2 Specifications

### Rules

- The SCANR command shall have a value of 0x86.
- b) The SCANR command byte shall be followed by an 8-bit ID equivalent to the ID of the last received SCAN packet.
- c) The 8-bit ID shall be followed by a 4-bit padding of value 0b0000.
- d) The four bits of padding shall be followed by a 4-bit ICSU.
- e) The ICSU of the SCANR packet shall be equivalent to the ICSU of the last received SCAN packet.
- f) Following the ICSU, there shall be a 32-bit #Payload-Frames value, which represents the number of packet frames found in the PAYLOAD portion of the SCANR packet.
- g) There shall be a 32-bit Cycle-Count value following the #Payload-Frames, which represents the number of bits that were shifted on the selected scan-channels.
- h) There shall be PAYLOAD data with a size in 4-byte frames equivalent to the value of #Payload-Frames immediately following the Cycle-Count.
- The PAYLOAD data shall be the formatted scan out data of the scan-channels.

NOTE—See rule d) ii of 5.1.2.

### Rules (SCANR PAYLOAD)

- j) The Interleave size shall be the number of contiguous bits associated with a scan-channel in the PAYLOAD section of a SCANR packet and shall be greater than zero.
- k) The data size of the PAYLOAD portion shall be an integer multiple of four-byte packet frames.

### 6.14.3 Examples

Subclause 6.7.3 includes an example using four scan-channels with two scan-channels targeted in the SCAN packet. The four scan-channels are repeated here in Figure 37 showing the content of the scan-channels as a result of entering the CAPTURE-DR state. The figure is used to illustrate how the SCANR packet returns data from these scan-channels. Letters and numerals represent the bits in the position of two of the four scan-channels. A numeral used here is just a symbol like a letter symbol for the binary digit position. Scan-channel 0 is 32 bits long and scan-channel 3 is 33 bits long.




Figure 37—Four example scan-channels with data captured

In 6.7.3, the first CH-SELECT and SCAN packet sent is illustrated below in Figure 38.




Figure 38—First SCAN packet sent

The response to the SCAN packet is the SCANR packet of Figure 39.




Figure 39—SCANR response packet example

The first nibble sent after the Cycle-Count consists of the bits IJKQ from Channel 0 followed by the 4567 nibble of Channel 3. This continues with the nibble interleaved between Channel 0 and Channel 3. The last two nibbles are EFGH for Channel 0 and SW12 for Channel 3. Note that the "R" captured in the first bit of Channel 3 is not sent on this SCANR as the length shifted was just 32-bits (0x20). The last bit, R, is shifted out on the next SCANR packet in response to the SCAN packet of one bit for Channel 3. The packet from 6.7.3 is repeated here in Figure 40. The "L" bit is shifted in via the SCAN packet and a padding nibble (shown as 0b0000) is sent to maintain the 8-bit SCAN\_DATA\_SIZE. "X" values shown on SCAN packets are "don't care" values. The PEDDA does nothing with the PAD and CH3 bits in the "X" positions as they are unused. A binary 1 or 0 may be used in any of those positions, only affecting the calculated CRC32 value. The "L" bit is the last bit to shift in, but the SCAN\_DATA\_SIZE requires a full eight bits to be transmitted.




Figure 40—Example SCAN packet for Channel 3

The response with the captured "R" value from scan-channel 3 is shown in Figure 41. The nibble is required to be padded to keep the SCAN\_DATA\_SIZE at eight bits. "X" values shown in the SCANR packets are "don't care" values from the perspective of the ATE. The nibble at CH3 and PAD will return actual 1s and 0s to the ATE, but because R is the last bit that has real response data, the other bit positions are "don't care". Ones or zeros may be filled in the SCANR packet but they have no effect on the response other than affecting the CRC32 calculated value.




Figure 41—SCANR response to return last bit of channel 3

# 6.15 The BONDR packet

# 6.15.1 Description

The BONDR packet is used to validate that the BOND packet has been received. The BONDR packet consists of the BONDR command of 0x87, followed by a 16-bit LANE field, followed by a CRC32 and four EOPs (see Figure 42).




Figure 42—Format of BONDR packet

### 6.15.2 Specifications

# Rules

- a) The BONDR command shall have a value of 0x87.
- b) A 16-bit LANE value shall follow the BONDR command.
- c) A 32-bit CRC32 value shall follow the LANE value.
- d) The LANE value shall be equivalent to the LANE value received in the last BOND command packet unless channel-bonding is not supported and in which case the LANE value transmitted in a BONDR packet shall always be zero.

# **Examples**

The response to a BOND packet bonding four lanes is shown in Figure 43 below. The SOP and EOP values are not shown.



Figure 43—BONDR response packet

# 7. BSDL definitions

### 7.1 BSDL overview

This standard uses IEEE 1149.1 BSDL for its documentation language. Additional BSDL attributes are provided for documenting the features that are unique to IEEE Std 1149.10-2017. These BSDL attributes are considered "BSDL Extensions". The file format for IEEE 1149.10 BSDL is as specified in B.8.1.1 of IEEE Std 1149.1-2013 except where noted in 7.1.1 and 7.3.2.

### 7.1.1 Description

Except where noted, the conventions of IEEE Std 1149.1-2013 BSDL are used for IEEE Std 1149.10-2017. BSDL syntax common to IEEE Std 1149.1-2013 is shown for reader convenience. Tokens with spaces in the name from IEEE 1149.1 are preserved for compatibility, however, all IEEE 1149.10 grammar tokens use underline as a word connector, which is compatible with BNF and compilers such as lex and yacc.

Table 8—BSDL syntax from IEEE Std 1149.1

B.8.1 Overall syntax of the en	tity description				
B.8.1.1 Specifications Syntax					
<bsdl description="">::= entity <component name=""> is</component></bsdl>					
<generic parameter=""></generic>	(see B.8.2)				
<li>logical port description&gt;</li>	(see B.8.3)				
<standard statement="" use=""></standard>	(see B.8.4)				
{ <use statement="">}</use>	(see B.8.5)				
<component conformance="" statement=""></component>	(see B.8.6)				
<device mappings="" package="" pin=""></device>	(see B.8.7)				
[ <grouped identification="" port="">]</grouped>	(see B.8.8)				
<scan identification="" port=""></scan>	(see B.8.9)				
[ <compliance-enable description="">]</compliance-enable>	(see B.8.10)				
<instruction description="" register=""></instruction>	(see B.8.11)				
[ <optional description="" register="">]</optional>	(see B.8.12)				
[ <register access="" description="">]</register>	(see B.8.13)				
  boundary-scan register description	(see B.8.14)				
[ <runbist description="">]</runbist>	(see B.8.15)				
[ <intest description="">]</intest>	(see B.8.16)				
[ <system clock="" description="">]</system>	(see B.8.17)				
{ <register description="" mnemonics="">}</register>	(see B.8.18)				
{ <register description="" fields="">}</register>	(see B.8.19)				
{ <register assembly="" description="">}</register>	(see B.8.21)				
{ <register constraints="" description="">}</register>	(see B.8.22)				
{ <register association="" description="">}</register>	(see B.8.23)				
{ <power association="" description="" port="">}</power>	(see B.8.23)				
{ <bsdl extensions="">}</bsdl>	(see B.8.24)				
[ <design warning="">] (see B.8.25)</design>					
end <component name=""> <semicolon></semicolon></component>					

The BSDL syntax from IEEE Std 1149.1 is included in Table 8 for reference. The full BSDL grammar is used when the IEEE 1149.1 TAP is present. When a TAP is not used to enable compliance, then a reduced form of the BSDL grammar is specified, as shown in Table 9. The attributes defined in this standard are provided in the <BSDL extensions> portion of the BSDL. The token 1149\_1\_TAP\_IS\_NOT\_PRESENT is described by the grammar element <1149\_1\_TAP\_IS\_NOT\_PRESENT>. This token is introduced in this standard to indicate in the BSDL when the attributes for describing a TAP are not required.

Table 9—BSDL syntax for IEEE 1149.10 without IEEE Std 1149.1 compliance

<bsdl description="">::= entity <component name=""> is</component></bsdl>				
<pre><generic parameter=""></generic></pre>	(see IEEE Std 1149.1-2013 B.8.2)			
	` /			
<li>logical port description&gt;</li>	(see IEEE Std 1149.1-2013 B.8.3)			
<standard statement="" use=""></standard>	(see IEEE Std 1149.1-2013 B.8.4)			
{ <use statement="">}</use>	(see IEEE Std 1149.1-2013 B.8.5)			
<1149_1_TAP_IS_NOT_PRESENT >				
<device mappings="" package="" pin=""></device>	(see IEEE Std 1149.1-2013 B.8.7)			
[ <grouped identification="" port="">]</grouped>	(see IEEE Std 1149.1-2013 B.8.8)			
[ <system clock="" description="">]</system>	(see IEEE Std 1149.1-2013 B.8.17)			
{ <register description="" mnemonics="">}</register>	(see IEEE Std 1149.1-2013 B.8.18)			
{ <register description="" fields="">}</register>	(see IEEE Std 1149.1-2013 B.8.19)			
{ <register assembly="" description="">}</register>	(see IEEE Std 1149.1-2013 B.8.21)			
{ <register constraints="" description="">}</register>	(see IEEE Std 1149.1-2013 B.8.22)			
{ <register association="" description="">}</register>	(see IEEE Std 1149.1-2013 B.8.23)			
{ <power association="" description="" port="">}</power>	(see IEEE Std 1149.1-2013 B.8.23)			
{ <bsdl extensions="">}</bsdl>	(see IEEE Std 1149.1-2013 B.8.24)			
[ <design warning="">]</design>	(see IEEE Std 1149.1-2013 B.8.25)			
end <component name=""> <semicolon></semicolon></component>				

BSDL grammar tokens common to IEEE 1149.1 and IEEE 1149.10 are as follows. The meaning of the grammar tokens is identical.

```
<asterisk>
<target>
<hex pattern>
<pattern>
<port id>
<representative port>
<mnemonic identifier>
<real>
<reg or seg name>
<quote>
<range>
<TRUE>
<FALSE>
```

IEEE 1149.10 BSDL attributes are defined using the extension capability of BSDL. The IEEE 1149.10 attributes are defined in the IEEE 1149.10 package file described in 7.7. The grammar and syntax for IEEE 1149.10 extension attributes is provided below. The attributes may be listed more than once and in any order. Unlike IEEE Std 1149.1 where keywords are global across the entire BSDL, keywords provided in this standard are valid only in the attribute in which they are described.

### 7.1.2 Specifications

### Syntax

# IEEE Std 1149.10-2017 IEEE Standard for High-Speed Test Access Port and On-Chip Distribution Architecture

#### Rules

- Except as noted in this document, IEEE 1149.10 BSDL follows the grammar, syntax, and rules of IEEE Std 1149.1-2013, Annex B.
- b) When an IEEE 1149.1 TAP is not required to enable compliance with this standard, the overall BSDL syntax shall be as described in Table 9.
  - NOTE—This is one area where a current IEEE 1149.1 BSDL parser would need to be modified such that <scan port identification> is not required during parsing when the "USE IEEE\_1149\_10\_201x.all" statement is present in the BSDL file.
- c) To minimize ambiguity between the BNF notation and the special characters required in an input stream, the following syntax tokens will be used in place of special characters allowed in the parsed input stream:
  - i. <left paren> and <right paren> shall be the parenthesis characters "(" and ")", respectively.
  - ii. <semicolon> shall be the character ";".
  - iii. <colon> shall be the character ":".
  - iv. <comma> shall be the character ","
- d) The <Conformance\_1149\_10\_Description>, <HSTAP\_Description>, <Packet\_Map\_Description>, <Control\_Character\_Description> and <Scan\_Channel\_Description> shall each appear at least once in a <HSJTAG Extension List>.

### 7.2 Conformance attribute

# 7.2.1 Description

The CONFORMANCE\_1149\_10 attribute is a BSDL extension to the IEEE Std 1149.1 BSDL language. It provides a standardized description for communicating the year of this standard with which the implementation conforms. Its use is mandatory.

### 7.2.2 Specifications

```
<Conformance_1149_10_Description> :: = attribute Conformance_1149_10
of <target> is <HSJTAG_conformance_string> <semicolon>
```

<HSJTAG\_conformance\_string> ::= <quote> <HSJTAG\_conformance\_identification> <quote> <HSJTAG\_conformance\_identification> ::= STD\_1149\_10\_2017

# 7.2.3 Examples

Attribute Conformance 1149 10 of top is "STD 1149 10 2017";

### 7.3 HSTAP attribute

### 7.3.1 Description

The HSTAP attribute is a BSDL extension to the IEEE Std 1149.1 BSDL language. It provides a standardized description for communicating the parameters of an HSTAP such that ATE can connect and communicate to it unambiguously (see Table 10).

# IEEE Std 1149.10-2017 IEEE Standard for High-Speed Test Access Port and On-Chip Distribution Architecture

# Table 10—HSTAP BSDL parameters

Parameter	Definition	Possible Value(s)
HSTAP_NUM	A lane number assignment. This value is used for	An integer value
	striping when more than one lane is present.	
PEDDA_NAME	The Packet_Map associated with this HSTAP.	A VHDL identifier that
	PEDDA_NAMEs that are the same indicate	matches at least one identifier
	HSTAP that can be channel bonded.	found in the PACKET_MAP
		attribute.
TX_1149_10	The TX is the single-ended or differential pair of	<pre><port id=""> or <representative< pre=""></representative<></port></pre>
	signals that the HSTAP uses to transmit data to an	port> as defined in the BSDL
	ATE. A minimum and maximum peak-to-peak	port and port_grouping
	differential or single-ended voltage is specified.	attribute. <min voltage=""> and</min>
		<max voltage=""> are specified</max>
		as comma separated
DV 1140 10	The DV is the single and ded on differential nair of	parameters.
RX_1149_10	The RX is the single-ended or differential pair of signals that the HSTAP uses to receive data from	<pre><port id=""> or <representative port=""> as defined in the BSDL</representative></port></pre>
	an ATE. A minimum and maximum peak-to-peak	port and port_grouping
	differential or single-ended voltage is specified.	attribute. <min voltage=""> and</min>
	differential of single-ended voltage is specified.	<max voltage=""> are specified</max>
		as comma separated
		parameters.
ENCODING_1149_10	Specifies that no serial encoding and decoding is	NONE_1149_10, 8B_10B,
	present or that one of the known serial encoding	64B_66B, 64B_67B,
	methods is used. A user-defined value is allowed	128B_130B, 128B_132B,
	for future use; however, user-defined values would	256B_257B or
	not be handled automatically by ATE.	User defined value.
DATARATE_1149_10	Specifies a minimum or maximum transmit and	Two frequencies as a
	receive data rate for the HSTAP or specifies the	minimum and maximum real
	data rate is dependent on a multiple of a provided	values or a real value as a
	system clock (SYSCLOCK_1149_10), transmit	multiple of a system clock or transmit clock.
	(TXCLOCK_1149_10), reference clock (REFCLOCK_1149_10), or receive clock	transmit clock.
	(RXCLOCK 1149 10), of feedive clock	
COMPLIANCE VIA TAP	IEEE 1149.10 compliance is enabled via the IEEE	True/False
	1149.1 TAP. When True, the Enable P1149 10	1140/14150
	and Disable P1149 10 PDL iProcs need to be	
	provided per Rule 4.1.2 d).	
IDLE_CHAR_REQUIRED	IDLE characters are required to keep the interface	True/False
	clock/PLL operational. HSTAP interfaces based on	
	SPI, for instance, do not require IDLES to be sent	
	during non-data times.	
MAX_FRAMES_1149_10	Specifies the maximum number of frames that can	A positive integer. A zero
	be received on a half-duplex HSTAP before the	indicates no limit or full
	HSTAP needs to turn-around and transmit frames	duplex operation.
I ATENCY 1140 10	back due to FIFO size limits.	A minimum and maximum
LATENCY_1149_10	Specifies a minimum and maximum delay present	
	in the design of the HSTAP and PEDDA. The latency is the delay from the receipt of a character	delay specified as a real number in seconds or a
	at the RX of an HSTAP to the TX response. The	multiple of one of the HSTAP
	latency description allows the ATE to better	clock periods.
	determine a window of time to expect a response.	crock periods.
	attended a made it of time to expect a response.	

(Table continues)

# Table 10—HSTAP BSDL parameters (continued)

Parameter	Definition	Possible Value(s)
TXCLOCK_1149_10	An optional single-ended or differential clock source for either a common clock required for the HSTAP RX or as the TX clock transmitter or a reference clock of the HSTAP. The voltage and frequency of the clock is provided as required attributes.	<pre><port id=""> or <representative port=""> as defined in the BSDL port and port_grouping attribute. A minimum and maximum voltage is provided as a real and a minimum and maximum frequency is provided as real numbers.</representative></port></pre>
RXCLOCK_1149_10	An optional single-ended or differential clock source for either a common clock required for the HSTAP receiver or a reference clock of the HSTAP. The voltage and frequency of the clock is provided as required attributes.	<pre><port id=""> or <representative port=""> as defined in the BSDL port and port_grouping attribute. A minimum and maximum voltage is provided as a real and a minimum and maximum frequency is provided as real numbers.</representative></port></pre>
REFCLOCK_1149_10	An optional single-ended or differential clock source for a reference clock for a HSTAP. The voltage and frequency of the clock is provided as required attributes.	<pre><port id=""> or <representative port=""> as defined in the BSDL port and port_grouping attribute. A minimum and maximum voltage is provided as a real and a minimum and maximum frequency is provided as real numbers.</representative></port></pre>
SYSCLOCK_1149_10	An optional single-ended or differential clock source necessary for operation of the HSTAP and PEDDA logic. The voltage and frequency of the clock is provided as required attributes.	<pre><port id=""> or <representative port=""> as defined in the BSDL port and port_grouping attribute. A minimum and maximum voltage is provided as a real and a minimum and maximum frequency is provided as real numbers.</representative></port></pre>
SELECT_1149_10	An optional single-ended or differential enable source that is needed for some common clock serial transmission methods in order to signal the end of a transmitted word.	<representative port=""> or <port id="">. A minimum and maximum voltage is provided as well as the number of clocks in word size duration to assert the signal via the keyword NUM_CLOCKS. A logic value is provided for the state to assert the signal.</port></representative>
BOND_1149_10	This is used when the HSTAP supports channel-bonding. The value specifies the range of bytes that can be transmitted before a new BOND_CHAR must be sent to all channels that are bonded.	<min_byte_count> and <max_byte_count>.</max_byte_count></min_byte_count>

Figure 44 (A) shows in more detail the specifics for calculating latency for the LATENCY\_1149\_10 parameter. In the example, 8B/10B encoding is used so each character is transmitted as ten bits. In (A), a Start-of-Packet (SOP) is received and the design of the HSTAP and PEDDA is such that TX differential pair (TXP and TXN) continues to complete the transmission of an 8B/10B IDLE character. The transmitter is still not ready and it transmits another IDLE character first followed by the SOP. If the data rate was

3.125E9 bits per second, then the LATENCY\_1149\_10 as shown in (A) would be 3.84E-9. In Figure 44 (B) a different design is present that uses an internal clock that is a multiple of the SYSCLOCK\_1149\_10 specified. While the internal clock frequency is unknown, it creates a much smaller LATENCY\_1149\_10 of 6.4E-10.




Figure 44—Example timing for LATENCY\_1149\_10

# 7.3.2 Specifications

### **Syntax**

```
<HSTAP Description> ::= attribute HSTAP of <target> IS
                                   <quote><phy_string_list ><quote> <semicolon>
<phy_string_list> ::= <phy_string> | <phy_string_list> <comma> <phy_string> |
<phy_string> ::= <left_paren> <phy_list_with_clocks > <right_paren>
                     | <left_paren> <phy_list> <right_paren>
<phy_list> ::= <left_paren>
           HSTAP_NUM <colon> <integer> <comma>
                   PEDDA_NAME < colon > < identifier > < comma >
           TX_1149_10 <tx> <colon> <min_voltage><comma><max_voltage> <comma>
            RX_1149_10 <rx> <colon> <min_voltage><comma><max_voltage> <comma>
            ENCODING_1149_10 <colon> <encoding> <comma>
            DATARATE_1149_10 <colon> <minmax_or_multiple> <comma>
            COMPLIANCE_VIA_TAP <colon> <Truefalse> <comma>
            IDLE_CHAR_REQUIRED <colon> <Truefalse><comma>
            MAX_FRAMES_1149_10 <colon> <integer> <comma>
            <latency_and_align>
```

```
<latency and align> ::= <latency string> <right paren>
                      <latency string> <comma> <align string> <right paren>
<align_string> ::= BOND_1149_10 <colon> <min_byte_count> <comma> <max_byte_count>
<phy_list_with_clocks > ::= <phy_list> <comma> <clocks_string>
<clocks_string> ::= <tx_clock_string> | <rx_clock_string> | <refclock_string> |
                     <sysclock string> | <clocks string> <comma>
< tx_clock_string> ::= <left_paren> <tx_clock_list> <comma> <select_list> <right_paren>
                  | <left paren> < tx clock list> <right paren>
<tx_clock_list> ::= TXCLOCK_1149_10 <tx_clock> <colon> <min_voltage> <comma>
                 <max voltage> <comma><min rate> <comma> <max rate>
<select_list> ::= SELECT_1149_10 <enable> <colon> <min_voltage> <comma> <max_voltage>
                   <comma> NUM_CLOCKS <colon> <integer> <comma>
                     ASSERT_VALUE < colon > < logic assert >
< sysclock_string> ::= <left_paren>< sysclock_list><right_paren>
<sysclock_list> ::= SYSCLOCK_1149_10 <sysclock> <colon>
<min_voltage><comma><max_voltage>
                   <comma><min_rate> <comma> <max_rate>
< rx clock string> ::= <left paren>< rx clock list> comma> <select list> <right paren>
                  | <left paren> < rx clock list> <right paren>
<rx_clock_list> ::= RXCLOCK_1149_10 <rxclock> <colon>
<min voltage><comma><max voltage>
                   <comma><min rate> <comma> <max rate>
< ref_clock_string> ::= <left_paren>< refclock_list><right_paren>
<refclock_list> ::= REFCLOCK_1149_10 <refclock> <colon>
<min_voltage><comma><max_voltage>
                   <comma><min rate> <comma> <max rate>
<minmax_or_multiple> ::= <min_rate> <comma> <max_rate> | <multiple_expression>
<time_or_multiple> ::= <min_time> <comma> <max_time> | <multiple_expression>
<multiple_expression> ::= <sys_expression> | <tx_expression> | <rx_expression> |
<ref_expression>
<sys_expression> :: = <multiple> <asterisk> SYSCLOCK_1149_10
<tx_expression> ::= <multiple> <asterisk> TXCLOCK_1149_10
```

```
<rx_expression> ::= <multiple> <asterisk> RXCLOCK_1149_10
<ref_expression> ::= <multiple> <asterisk> REFCLOCK_1149_10
<multiple> ::= <real>
<tx> ::= <representative port> | <port ID>
<rx> ::= <representative port> | <port ID>
<sysclock> ::= <representative port> | <port ID>
<rxclock> ::= <representative port> | <port ID>
<refclock> ::= <representative port> | <port ID>
<min_voltage> ::= <real>
<max voltage> ::= <real>
<encoding> ::= NONE_1149_10 | 8B_10B | 64B_66B | 64B_67B |
               128B_130B | 128B_132B | 256B_257B | < Mnemonic identifier>
<min_rate>::= <real>
<max rate>::= <real>
<min time> ::= <real>
<max time> ::= <real>
<tx_clock> ::= <representative port> | <port ID>
<enable > ::= <representative port> | <port ID>
logic assert> ::= 1 | 0
<min_byte_count> ::= <real>
<max_byte_count> ::= <real>
<Truefalse> ::= TRUE | FALSE
```

### Rules

- a) When a <representative port> is specified, the <min\_voltage> shall represent the minimum differential voltage required by the receiver to operate.
- b) When a <representative port> is specified, the <max\_voltage> shall represent the maximum differential voltage that the receiver can tolerate.
- c) When an HSTAP uses a common clock, a <tx\_clock> value shall be provided.
- d) When a <tx\_clock> value is provided, the <max rate> shall indicate the maximum frequency of the provided <tx\_clock> and the <min rate> shall indicate the minimum frequency of the provided clock.
- e) The <max\_time> value shall represent the maximum delay associated with the response of the TX to received data at the RX.
- f) The <min\_time> value shall represent the minimum delay associated with the response of the TX to received data at the RX.
- g) When a <sys\_expression> is specified, at least one <sysclock \_list> shall be specified.
- h) When a <tx\_expression> is specified, at least one <tx\_clock \_list> shall be specified.
- i) When a <rx expression> is specified, at least one <rx clock list> shall be specified.

#### IEEE Std 1149.10-2017

### IEEE Standard for High-Speed Test Access Port and On-Chip Distribution Architecture

- j) When a <ref\_expression> is specified, at least one <ref\_clock \_list> shall be specified.
- k) A <max\_voltage> shall be greater than or equal to the <min\_voltage>.
- A <max\_time> shall be greater than or equal to the <min\_time>.
- m) When a <phy\_string\_list> contains more than one <phy\_string>, the CONTROL\_CHAR attribute shall define a BOND\_CHAR definition.
- n) The <integer> value associated with a HSTAP\_NUM shall be unique within a given HSTAP attribute.
- o) There shall be at least one HSTAP\_NUM with an <integer> value of zero.
- p) An HSTAP\_NUM with an <integer> value of zero shall document the first lane in a multi-lane HSTAP description.
- q) The <identifier> associated with the PEDDA\_NAME in a <phy\_list> shall be specified in at least one PACKET MAP attribute.
- r) The <max\_byte\_count> shall document the maximum number of bytes received on a single lane during channel bonding before the next BOND\_CHAR.
- s) The <min\_byte\_count> shall document the smallest number of bytes that may be received before the next BOND\_CHAR.
- t) The <max\_byte\_count> shall be at least four and an integer multiple of four.
- u) The <min\_byte\_count> shall be at least four and an integer multiple of four.
- v) The <multiple> expression in a <time\_or\_multiple> shall be calculated as the <multiple> times the period of the clock specified in one of the <sys\_expression>, <tx\_expression>, <rx\_expression>, or <ref\_expression> expressions.
- w) The value of COMPLIANCE\_VIA\_TAP shall be FALSE when the 1149 1 TAP IS NOT PRESENT keyword is present in the BSDL.

NOTE—Compliance via the TAP is not possible when the keyword 1149\_1\_TAP\_IS\_NOT\_PRESENT is used.

- x) <min\_voltage> and <max\_voltage> shall be a voltage in V represented by a real number.
- y) <min\_rate > and <max\_rate > shall be a frequency in Hz represented by a real number.
- z) <min\_rate > shall be less than or equal to <max\_rate >.
- aa) <min time > and <max time > shall be a time in s represented by a real number.

### 7.3.3 Examples

This first example shows how the pins of a SATA interface are re-used for the IEEE 1149.10 HSTAP. In this example, two differential pairs exist in a device BSDL port grouping statement as follows:

```
attribute PORT_GROUPING of top : entity is "Differential_Voltage ( " & "(SATA_TXP, SATA_TXN),"& "(SATA_RXP, SATA_RXN)) ";
```

SATA\_TXP is the IC's representative port of a differential pair. SATA\_TXN is defined in the BSDL port grouping attribute such that the tester knows which two pins are parts of the IC's transmitter. SATA\_RXP is the representative port of a differential pair. SATA\_RXN is a signal that is part of the BSDL port grouping for this IC such that the tester can determine the differential pair to receive data from the ATE. The second two parameters indicate 500 mV and 800 mV as the minimum and maximum voltage applied to the interface. 8B/10B encoding is specified and the rate of the interface is 3.125 Gbits/s.

```
attribute HSTAP of EXA: entity IS

"(" &

"(HSTAP_NUM : 0, " &

"PEDDA_NAME : PEDDA1, "&

-- tx+ port min/max (with SATA_TXP)

"TX_1149_10 SATA_TXP: 500.0E-3, 800.0E-3,"&

-- rx+ port min/max (with SATA_RXN)
```

```
" RX_1149_10 SATA_RXP : 500.0E-3, 800.0E-3," &
" ENCODING_1149_10 : 8B_10B, "& -- Encoding
" DATARATE_1149_10 : 3.124E9, 3.126E9,"& -- min and max bit rate
" COMPLIANCE_VIA_TAP : TRUE,"&
" IDLE_CHAR_REQUIRED : TRUE,"&
--latency from RX to TX
" LATENCY_1149_10 : 600.0E-12, 1100.0E-12 )" &
")";
```

An HSTAP may require a transmitter clock to allow data to flow from the parallel input to the transmitter serial driver. Figure 45 shows an example where the TX side of the HSTAP requires a TX clock.

```
attribute HSTAP of EXB : entity IS
"(" &
"(HSTAP_NUM : 0, " &
" PEDDA_NAME : PEDDA1, "&
" TX_1149_10 TXP : 500.0E-3, 800.0E-3,"& -- tx+ port
  min/max
" RX 1149 10 RXP : 500.0E-3, 800.0E-3," & -- rx+ port
  min/max
" ENCODING 1149 10 : 8B 10B, "& -- Encoding
" DATARATE 1149 10 : 2.5E1 * TXCLOCK 1149 10,"&
" COMPLIANCE VIA TAP : TRUE, "&
" IDLE CHAR REQUIRED : TRUE,"&
" LATENCY 1149 10 : 3.0E-9, 4.0E-9 ), " & -- latency from RX
  to TX
"( TXCLOCK 1149 10 TRANSMITCLK: 2.5E0, 4.0E0, " &
" 1.25E8, 2.60E8 )" &
")";
```





Figure 45—HSTAP SERDES requiring TX\_CLOCK\_1149\_10 input

A serial peripheral interface (SPI) bus can be supported as an HSTAP. Figure 46 shows the timing of an example SPI interface with a 10-bit register. The TX\_CLOCK\_1149\_10 is used to support transmission of data from the ATE to a SPI-based device. The SPI SCLK (serial clock) would be described with the TX\_CLOCK\_1149\_10 parameter and the SSN (slave select active low) would be denoted as the SELECT\_1149\_10 port. The SELECT\_1149\_10 is used to indicate the SSN. The duration for SSN to be asserted is specified by the NUM\_CLOCKS parameter. In the example, the SSN is asserted low (as specified by ASSERT\_VALUE) for a time of 10 SCLKS.



# Figure 46—SPI Bus as HSTAP

```
attribute HSTAP of SPI: entity IS
"(" &
"(HSTAP NUM : 0, " &
" PEDDA NAME
                    : SPI PEDDA, "&
" TX 1149 10 MISO: 3.0E0, 3.8E0, % -- tx port min/max
" RX 1149 10 MOSI: 3.0E0, 3.8E0," & -- rx port min/max
" ENCODING 1149 10 : NONE 1149 10, "&
  Encoding
" DATARATE 1149 10 : 1.0E6, 1.0E8, "& -- min and max bit rate
" COMPLIANCE VIA TAP : FALSE, "&
" IDLE CHAR REQUIRED : FALSE, "&
" LATENCY 1149 10 : 5.0E-9, 1.0E-8 ), " & -- latency from RX
  to TX
"( TXCLOCK 1149 10 SCLK : 3.0E0, 3.8E0, 1.0E6, 1.0E8, " &
  SELECT 1149 10 SSN : 3.0E0, 3.8E0, NUM CLOCKS: 10," &
 ASSERT VALUE : 0 )" &
")";
```

# 7.4 Packet\_Map attribute

### 7.4.1 Description

The BSDL attribute PACKET\_MAP communicates the data size, the interleave size of the packet, and the mapping of the groups chosen by the designer of the PEDDA. The payload data of the SCAN and SCANR type packets contain data for one or more target scan channels. In order to understand how the data maps to the scan channels, the INTERLEAVE\_SIZE needs to be documented. The <interleave\_string> specifies the number of bits for each target scan channel before the next scan channel in the sequence. An IEEE 1149.10 packet decoder/encoder may have one or more <interleave\_string> specifications, such that each scan channel group can be interleaved differently (see Table 11).

Table 11 — Packet\_Map parameters

Parameter	Definition	Possible Value(s)
PEDDA_NAME	A descriptive name for this PEDDA architecture.	A VHDL identifier
SCAN_DATA_SIZE	The number of bits available to the round-robin assignment of unencoded scan data in the SCAN and SCANR packet. The round-robin handling of data for scan-channels in a given SCAN_GROUP must fit within the bit size of SCAN_DATA_SIZE.  The SCAN_DATA_SIZE is chosen by the designer such that packet generation tools can best map SCAN/SCANR Payload data as efficiently as possible. SCAN_DATA_SIZE has a minimum value of INTERLEAVE_SIZE multiplied by the number of scan channels in the SCAN_GROUP when PACK is false.  When PACK is true, SCAN_DATA_SIZE is INTERLEAVE_SIZE multiplied by the largest number of scan-channels in a SCAN_GROUP enabled simultaneously.	An integer greater than zero
TX_ORDER	Defines whether the transmission of data is performed using the MSB or LSB bit first.  Most serial communications use LSB first, however SONET uses MSB first.	LSB_FIRST, MSB_FIRST
CMD_PARITY	Defines whether there is a parity calculation on the command word in the packet. If parity is used, ODD and EVEN parity is supported in the sixth bit of the CMD of the packet.	NONE_1149_10, EVEN_1149_10, ODD_1149_10
INTERLEAVE_SIZE	The size of the contiguous bits destined for a given channel in the SCAN packet and received from the SCANR packet. The interleave size will vary based on PEDDA design optimizations.	An integer greater than zero.
SCAN_GROUP	The assignment of scan groups that use the packet map attribute described.	A range or integer list of scan groups.
PACK	The interleaved data is packed without containing skipped scan-channels that are in the SCAN_GROUP but not enabled via the CH-SELECT packet. Such a capability may work best with INTERLEAVE_SIZE of nibble or larger width.	TRUE or FALSE

# 7.4.2 Specifications

# **Syntax**

<Packet\_Map\_String> ::= <Name\_String> <comma> <Order\_String> <comma> <CMD\_Parity\_String> <comma> <Interleave\_Group>

<Name\_String> ::= <left\_paren> PEDDA\_NAME <colon> <identifier> <right\_paren>

```
<Order_String> ::= <left_paren> TX_ORDER <colon> <order_type> <right_paren>
<order_type> ::= LSB_FIRST | MSB_FIRST
<CMD_Parity_String> ::= <left_paren> CMD_PARITY <colon> <parity_type> <right_paren>
                   ::= NONE_1149_10 | EVEN_1149_10 | ODD_1149_10
<parity_type>
<Interleave_Group> ::= <Interleave_Combo> | <Interleave_Group> <comma>
<Interleave Combo>
<Interleave Combo> ::= <Data String> <comma> <Pack String> <comma>
                             <Interleave String> <comma>
                             <scan_group_string>
<Data_String> ::= <left_paren> SCAN_DATA_SIZE <colon> <integer> <right_paren>
<Pack String> ::= <left_paren> PACK <colon> <true_false> <right_paren>
<Interleave_String> ::= <left_paren> INTERLEAVE_SIZE <colon> <integer> <right_paren>
<scan_group_string> ::= <left_paren> SCAN_GROUP <colon>
                                            <group_list><right_paren>
< group_list> ::= <group_field> | <group_list> <comma> <group_field>
<group_field> ::= <range> | <integer>
<true false> :: = TRUE | FALSE
```

# Rules

- a) The <parity\_type> shall indicate the parity implemented on the CMD value at bit 6 (Counting from bit zero) and shall be one of the following:
  - EVEN\_1149\_10 for even CMD parity (i.e., an even number of ones in the 8-bit CMD)
  - ii. ODD\_1149\_10 for odd CMD parity

or

- iii. NONE\_1149\_10 when parity is not used on the CMD value.
- b) The <integer> value of a <Data\_String> shall be greater than zero.
- c) The <integer> value of a <Interleave String> shall be greater than zero.
- d) The <integer> value of a <Scan\_Group\_String> shall be less than 65,536.
- e) The <identifier> of a <Name\_String> shall be unique across all PACKET\_MAP attributes in a given BSDL or BSDL package file.
- f) When the <true\_false> value of PACK is false, the <integer> value of <Data\_String> shall be greater than or equal to the <integer> value of <Interleave\_String> multiplied by the total number of scan-channels available in the associated <chain\_list>.
- g) When the <true\_false> value of PACK is true, the <integer> value of <Data\_String> shall be greater than or equal to the <integer> value of <Interleave\_String>.

### Recommendations

h) <SCAN\_DATA\_SIZE> should be an even multiple of 4-bit nibbles.

NOTE—SCAN and SCANR packet data is specified in 4-byte frames.

### 7.4.3 Examples

The size of the PISO on the scan-in and the size of the SIPO on the scan-out generally set the Interleave\_Size. In this example, two scan channels are interfaced by two 4-bit PISOs and two 4-bit SIPOs. The payload data for any SCAN and SCANR packet is then interleaved between data going to S1 and data going to S2 (see Figure 47).

```
attribute Packet_Map of EXA: entity IS

"(PEDDA_NAME: PEDDA1)," &

"(TX_Order: LSB_FIRST),"&

"(CMD_Parity: NONE_1149_10)," &

"(Scan_Data_Size: 8), " &

"(PACK : TRUE), " &

"(Interleave_Size: 4), " &

"(Scan_Group : 1)";
```




Figure 47—Four-bit PISO/SIPO on 2 scan channels

The attribute can be used to describe multiple smaller groupings. In the following attribute, there are two scan groups with different Interleave\_Sizes. Scan\_Group 1 is made up of scan channels 1 to 16 with an Interleave\_Size of one. Scan\_Group 2 is made up of scan channels 17 to 64 with an 8-bit Interleave\_Size.

```
attribute Packet_Map of EXB : entity IS

"(PEDDA_NAME: PEDDA1)," &

"(TX_Order: LSB_FIRST),"&

"(CMD_Parity: NONE_1149_10)," &

"(Scan_Data_Size: 16), " &

"(PACK: FALSE), " &

"(Interleave_Size: 1), " &

"(Scan_Group : 1)," &

"(Scan_Data_Size: 16), " &

"(PACK: TRUE), " &

"(PACK: TRUE), " &

"(Interleave_Size: 8), " &

"(Scan_Group : 2)";
```

The construct for the first Scan\_Group indicates the PEDDA is designed such that it is expecting scan data formatted on 16-bit boundaries, no matter how few scan-channels are enabled during a SCAN packet for

Scan\_Group 1. The second group has an INTERLEAVE\_SIZE of eight, perhaps indicating that the scanchannels are higher-speed and have a small eight-bit PISO. The SCAN\_DATA\_SIZE of 16 indicates that the maximum number of scan-channels that the PEDDA is designed to decode at one time is two scanchannels.

The Packet\_Map attribute of SPI illustrates:

```
attribute Packet_Map of SPI: entity IS

"(PEDDA_NAME: SPI_PEDDA)," &

"(TX_Order: LSB_FIRST),"&

"(CMD_Parity: NONE_1149_10)," &

"(Scan_Data_Size: 16), " &

"(PACK: FALSE), " &

"(Interleave_Size: 8), " &

"(Scan_Group: 1 to 2)" &

"")";
```

# 7.5 Control\_Chars attribute

### 7.5.1 Description

The Control\_Chars attribute is a BSDL extension that defines special symbols used in the serial communication to an IEEE 1149.10 HSTAP. Control characters are any of the special symbols used in serial communication encodings. 8B/10B, for instance, defines twelve control symbols. The control characters in the Control\_Chars BSDL attribute are described in their un-encoded form. For instance, a control character when used with 8B/10B encoding is described with the un-encoded value and the encoding would convert the 8-bit value into a 10-bit value. The 10-bit value is determined from the 8B/10B table look up based on the running disparity.

There are nine predefined control characters used in communicating with an IEEE 1149.10 HSTAP. Table 12 provides the definitions of each one.

Character	Definition	
SOP_CHAR	Start-of-Packet. Signals to the receiver that a packet is starting.	
EOP_CHAR	End-of-Packet. Signals to the receiver that a packet has ended.	
IDLE_CHAR	HAR The IDLE character is sent when no other data is being transmitted. The idle character allows the receiver to	
	recover an embedded clock and keep the data aligned. IDLE characters can also be sent by a transmitter to	
	compensate for slow scan-channels.	
ERROR_CHAR	The ERROR character is transmitted when the IEEE 1149.10 interface detects a data transmission error. For	
	instance, if the receiver calculates a CRC32 different than the value transmitted to it, then an ERROR	
	character should be transmitted.	
XOFF_CHAR	The XOFF character is used for flow control. The XOFF character is transmitted by an IEEE 1149.10	
	interface when no additional data can be processed by the interface.	
XON_CHAR	When the IEEE 1149.10 interface is ready to receive more data, it transmits the XON character to the ATE.	
CLEAR_CHAR	When a CLEAR character is received, an IEEE 1149.10 interface resets itself, clearing all pending data	
	processing, data transmitting, and all internal data counters.	
COMPLIANCE	When a COMPLIANCE character is received by the mission mode circuitry, the circuitry enables	
_CHAR	compliance to this standard. There must be at least one unused control character in the mission mode	
	encoding to provide for a COMPLIANCE_CHAR that does not trigger a mission mode function.	
BOND_CHAR	When channel-bonding and striping is performed the ATE must transmit the BOND_CHAR periodically	
	such that the internal SERDES gearbox for the channels can de-skew the incoming data and align the	
	multiple octets being received. The BOND_CHAR is optional in the BSDL grammar.	

Table 12—Control\_Chars definitions

### 7.5.2 Specifications

#### **Syntax**

#### Rules

- Each <control\_char\_mandatory> shall be defined within the attribute CONTROL\_CHARS.
- b) There shall be a unique one byte <hex pattern> for each <control\_char\_mandatory> and each <control char\_optional>.
- c) A <control\_char\_all> shall be defined just once in a given CONTROL\_CHARS attribute.
- d) The COMPLIANCE\_CHAR shall be defined when a character in the mission mode data stream is necessary to enable the HSTAP to operate in an IEEE 1149.10 compliant mode.
- e) The BOND\_CHAR shall be defined when a HSTAP <phy\_string\_list> contains more than one <phy\_string>.

#### 7.5.3 Examples

In this example, the control characters are defined for an interface. The characters are eight bits in length and typical of an example interface that uses 8B/10B.

#### Example A

```
attribute CONTROL_CHARS of EXA: entity IS

"(SOP_CHAR: 0xFB), " & -- K27.7

"(EOP_CHAR: 0xFD)," & -- K29.7

"(IDLE_CHAR: 0xBC)," & -- K28.5

"(ERROR_CHAR: 0xFE)," & -- K30.7

"(XOFF_CHAR: 0x7C)," & -- K28.3

"(XON_CHAR: 0x1C)," & -- K28.0

"(CLEAR_CHAR: 0x5C)"; -- K28.2
```

#### Example B

In this example the interface is similar to example A; however, the optional COMPLIANCE character is defined such that the mission mode interface can be switched to IEEE 1149.10 compliant mode through the reception of the COMPLIANCE control character. An example would be a CPU that communicates to an integrated circuit via SATA. In order to perform in-the-field test of the integrated circuit, the CPU sends the COMPLIANCE character 0xDC (and encodes it using the encoding specified). For instance, in 8B/10B, 0xDC is K28.6 and when it is encoded and running disparity is +1, the logical value that would be

transmitted over a SATA differential pair would be 0b1100001001. After the COMPLIANCE character is decoded, the mission mode SERDES switches the interface from SATA to IEEE 1149.10 compliant mode, enabling the HSTAP and PEDDA.

```
attribute CONTROL_CHARS of EXB : entity IS

"(SOP_CHAR : 0xFB ), " &

"(EOP_CHAR : 0xFD )," &

"(IDLE_CHAR : 0xBC)," &

"(ERROR_CHAR : 0xFE )," &

"(XOFF_CHAR : 0x7C )," &

"(XON_CHAR : 0x1C)," &

"(CLEAR_CHAR : 0x5C)," &

"(COMPLIANCE CHAR : 0xDC)";
```

### ERROR\_CHAR example usage

This is example usage of the ERROR\_CHAR. ATE can expect that the HSTAP and PEDDA will return an ERROR\_CHAR when an error in the transmission or packet formation is received. Figure 48 shows a typical coupling of ATE to the HSTAP with a TX and RX differential pair. All IEEE 1149.10 packets include a CRC32 calculation that validates the integrity of the transmission. A portion of a transmitted packet is shown with the 4-byte CRC32 value shown in one block being transmitted to the HSTAP.




Figure 48—Use of ERROR\_CHAR

The IEEE 1149.10 interface calculates a CRC32 for the data received and, if the data received is incorrect (due to transmission errors for instance), then the IEEE 1149.10 interface transmits the ERROR\_CHAR and three padding bytes [see permission 6.1.2 j)] back to the ATE at the end of a packet frame. One of the advantages of the IEEE 1149.10 approach over a traditional scan test is that there is validation that the data applied to the circuit under test is error-free.

### 7.6 Scan\_Channel\_Association attribute

#### 7.6.1 Description

Register descriptions need to be associated with a scan channel such that PDL code written can be translated into the appropriate IEEE 1149.10 packets (see Table 13).

Table 13—Scan\_Channel\_Association description

Parameter	Definition	Possible Value(s)
PEDDA_NAME	A descriptive name for this PEDDA architecture.	A VHDL identifier
SCAN_GROUP	Defines which group the specified channel belongs to.	An integer between zero and 65,535.
Association_string	Defines the scan channel as a <reg name="" or="" seg="">, <register element=""> or keyword "Instruction" and assigns the scan channel number used by the PEDDA.</register></reg>	An IEEE 1149.1 <reg name="" or="" seg="">, <register element="">, or instruction register. The integer is the scan channel number used by the PEDDA.</register></reg>
Instruction	The keyword indicates when the scan-channel is associated with the IEEE 1149.1 instruction register.	"Instruction"
Max_Clock	The parameter indicates the maximum clock rate that a given scan-channel can achieve.	A real greater than zero.
CH_Select	Indicates the bit position in the CH-Select packet that a given Scan-Channel is enabled. A logic one in the bit position enables the scan-channel capture, shift, and update signals.	An integer number greater than zero.

#### 7.6.2 Specifications

#### **Syntax**

```
<Scan_Channel_Description> ::= attribute SCAN_CHANNEL_ASSOCIATION of <target>
                            IS <quote> <association_string_list> <quote> <semicolon>
<association_string_list> ::= <group_association_string> | <association_string_list>
<comma> <group_association_string>
<group_association_string>::= <left paren>
                                                                                    <colon>
                                                             PEDDA_NAME
<identifier> <comma>
                           SCAN_GROUP <colon> <integer> <comma>
                                                             <association_string_list>
<optional_overshift>
<association_string_list> ::= <association_string> |
<association_string_list> <comma> <association_string>
<association_string> ::= <left_paren> <channel_string> | <channel_string> <comma>
                                                     <max_clock_string> <right_paren>
```

<channel> ::= <reg or seg name> | <register element> | Instruction

<ch\_select\_string> :: = CH\_SELECT <colon> <integer>

<max\_clock\_string>:: = MAX\_CLOCK <colon> <real>

<channel\_string> ::= <channel> <colon> <integer> <comma> <ch\_select\_string>

```
<optional_overshift> :: = <overshift_yes>| <right_paren>
<overshift_yes> :: = <comma> <no_overshift_string> <right_paren>
<no_overshift_string> ::= <left_paren> NO_OVERSHIFT <colon> <no_overshift_list>
<right_paren>
<no_overshift_list> ::= <no_overshift_field> | <no_overshift_list> <comma> <no_overshift_field>
<no_overshift_field> ::= <range> | <integer>
```

#### **Rules**

- a) The <integer> in a <group\_association\_string> shall be between zero and 65,535, inclusive.
- b) The <integer> in an <channel\_string> shall be between 0 and 1,048,575 inclusive.
- c) The <identifier> in a <group\_association\_string> shall be unique for a given SCAN\_GROUP <integer> value.
- d) The <identifier> in a <group\_association\_string> shall be used at least once in a PACKET\_MAP attribute.
- e) The <real> in an <max\_clock\_string> shall be greater than zero.
- f) The <channel> shall not be equivalent to "Instruction" when the 1149\_1\_TAP\_IS\_NOT\_PRESENT keyword is present in the BSDL containing the SCAN\_CHANNEL\_ASSOCIATION attribute.
- g) The <reg or seg name> in an <association\_string> shall be defined in a REGISTER\_FIELDS or REGISTER\_ASSEMBLY attribute.
- h) A <channel> shall be unique within an <association\_string\_list>.
- i) The <integer> in a <channel\_string> shall be unique within an <association\_string\_list>.
  - NOTE—Rules h) and i) ensure that there is just one channel described per bit position.
- j) For each unique <integer> in a <ch\_select\_string> there shall be at least one <max\_clock\_string> specified.
  - NOTE—Rule j) ensures that at least one clock frequency is specified for any unique ch select integer value.

#### **Permissions**

- k) An <integer> in a <ch\_select\_string> may appear more than once within a <association string list>.
- The values specified for any <integer> in a <ch\_select\_string> may be non-sequential.

#### 7.6.3 Examples

In the following example the PEDDA is designed with two groups: zero and one. Group zero contains the standard instruction register, standard defined test data registers, and four user defined test data registers: User1, User2, User3, and CoreVoltage. CoreVoltage is a TDR associated with four core voltage monitors. Group one includes 16 scan channels that are used for IC test. The CoreVoltage TDR also appears as a scan-channel in Group 1 such that the voltage can be monitored within the IC test data stream.

```
attribute SCAN_CHANNEL_ASSOCIATION of EXA: entity IS

"(PEDDA_NAME: PEDDA1," &

"SCAN_GROUP: 0,"&

"(Instruction: 0, CH_SELECT: 0, MAX_CLOCK: 5.0e7), " &

"(Bypass: 1, CH_SELECT: 1, MAX_CLOCK: 5.0e7), " &
```

```
"(Boundary: 2, CH SELECT: 2, MAX CLOCK: 5.0e7), " &
"(Device ID: 3, CH SELECT: 3, MAX CLOCK: 5.0e7), " &
"(Init Data: 4, CH SELECT: 4, MAX CLOCK: 5.0e7), " &
"(ECID : 5, CH SELECT: 5, MAX CLOCK : 5.0e7), " &
"(Reset Select: 6, CH SELECT: 6, MAX CLOCK: 5.0e7), " &
"(User1: 7, CH SELECT: 7, MAX CLOCK: 5.0e7), " &
"(CoreVoltage: 8, CH SELECT: 8, MAX CLOCK: 1.0e8), " &
"(User2: 9, CH SELECT: 9, MAX CLOCK: 5.0e7), " &
"(User3: 10, CH SELECT: 10, MAX CLOCK: 5.0e7)" &
")," &
"(PEDDA NAME : PEDDA1," &
" SCAN GROUP : 1 ,"&
"(CoreVoltage: 0, CH_SELECT: 8, MAX CLOCK : 1.0e8), " &
"(Internal1: 1, CH SELECT: 17, MAX CLOCK: 1.0e8), " &
"(Internal2: 2, CH SELECT: 17), " &
"(Internal3: 3, CH SELECT: 17), " &
"(Internal4: 4, CH SELECT: 17)," &
"(Internal5: 5, CH SELECT: 17), " &
"(Internal6: 6, CH SELECT: 17), " &
"(Internal7: 7, CH SELECT: 17), " &
"(Internal8: 8, CH SELECT: 17)," &
"(Internal9: 9, CH SELECT: 17), " &
"(Internal10: 10, CH SELECT: 17), " &
"(Internal11: 11, CH SELECT: 17), " &
"(Internal12: 12, CH SELECT: 17)," &
"(Internal13: 13, CH SELECT: 17), " &
"(Internal14: 14, CH SELECT: 17), " &
"(Internal15: 15, CH SELECT: 17), " &
"(Internal16: 16, CH SELECT: 17)," &
"(Responsel: 17, CH SELECT: 17)," &
"(NO OVERSHIFT: 1 to 17)" &
")";
```

#### 7.7 BSDL package for high speed JTAG

#### 7.7.1 Description

The information provided above showed how to document features of a device implementing IEEE 1149.10 high speed JTAG using the existing syntax of BSDL. BSDL has been defined (see IEEE Std 1149.1) to be extensible using a mechanism called a "BSDL Extension". A BSDL Extension for describing additional features of High Speed JTAG is given here.

The extension mechanism chosen for describing devices is based on the definition of a very high-speed integrated circuit (VHSIC) High-Level Design Language (VHDL) package with the name "STD\_1149\_10\_2017", which contains the definitions of attributes that will be used to supply relevant data. Therefore, a compliant device BSDL will contain an additional "use" statement appearing just after the "standard use statement" as in this excerpt of a BSDL file:

```
...
use STD_1149_1_2013.all; -- Standard 'use' statement
use STD_1149_10_2017.all; -- BSDL Extension for High Speed JTAG
```

NOTE—Refer to IEEE Std 1149.1-2013, B.8.5, Use Statement, for precise information regarding references to additional packages.

Utilization of the extension mechanism of BSDL ensures that high speed JTAG information can be supplied to applications that are cognizant of this functionality without hindering other applications that may not be aware of this functionality. Non-cognizant applications will simply ignore the extension.

The VHDL package STD\_1149\_10\_2017 contains the definition of additional attributes used to complete the description of the High Speed JTAG. The content of this VHDL package is given as the specification.

#### 7.7.2 Specifications

#### **Syntax**

```
Package STD_1149_10_2017 is -- Attribute definitions for HSJTAG use STD_1149_1_2013.all; -- Refer to BSDL definitions

attribute CONFORMANCE_1149_10 : BSDL_Extension;
attribute HSTAP : BSDL_Extension;
attribute PACKET_MAP : BSDL_Extension;
attribute CONTROL_CHARS : BSDL_Extension;
attribute SCAN_CHANNEL_ASSOCIATION : BSDL_Extension;
end STD_1149_10_2017;

Package Body STD_1149_10_2017 is
use STD_1149_1_2013.all; -- Refer to BSDL definitions
end STD_1149_10_2017;
```

This VHDL package is "read-only" and may be maintained within a given system in the same location as the standard package STD\_1149\_1\_2013.

# 8. Channel bonding

#### 8.1 Optimizing bandwidth

This subclause describes this standard's approach to increasing bandwidth by using more than one TX/RX pair per HSTAP.

#### 8.1.1 Description

Two approaches can be used to aggregate bandwidth for an integrated circuit or stacked die IC. One method would be to simply include multiple HSTAP and PEDDAs, each with a single TX/RX SERDES pair. Such an approach would allow physically locating the HSTAP and PEDDA in different quadrants of a die, and would be useful for cases where it is difficult to route all of the test traffic to a single location on the die or when there are different test partitions on the die and can be tested concurrently through these independent ports. This method; however, is problematic when the additional bandwidth is needed for a single test partition. A second approach to get additional bandwidth, described in this clause, is channel bonding, using more than one TX and RX SERDES pair per HSTAP. In this approach, the test content is shared (striped) across the TX/RX pairs into the single HSTAP. Striping can include any number of lanes, and the striping is done on a packet frame granularity. That is, a single packet is striped across the different

lanes with each subsequent frame coming from the next lane in a rotating pattern. Channel bonding is optional. However, if it is implemented then it must be implemented according to the rules and permissions of this subclause.

Figure 49 shows four SERDES lanes connected from an ATE to the HSTAP. Lanes all have slight skew due to distance and differences in clocking. In order to accomplish this channel bonding, and eliminate this skew, four BOND\_CHAR characters must be sent such that the HSTAP design can recognize this special character and synchronize the internal gearboxes of each lane. This synchronization must be done every so many characters depending on the SERDES and technology used. Software tools that format the packet frames have to take into account the HSTAP attribute BOND\_1149\_10 parameter's maximum byte specification and insert four BOND\_CHAR symbols on each lane before the maximum value is reached by a receiver.





Figure 49—Four lane HSTAP

Figure 50 shows the transmitted striped date from the ATE but in a linear format. The four BOND characters are sent to lane1, lane2, lane3, and lane 4. This is followed by the first frame of a CONFIG

packet sent to lane1 and the CRC32 sent to lane2 followed by the four EOP sent to lane3. Then the ATE transmits the SOP and TARGET\_ID on lane4, followed by the CRC32 for the TARGET\_ID packet on lane1, followed by the four EOP on lane2, and IDLE characters on lane3 and lane4.






Figure 50 —Striping of data alternative view

### 8.1.2 Specifications

#### Rules

- a) An HSTAP designed to support channel-bonding shall send and receive packets as defined in Clause 6 using striping.
- b) Any HSTAP that uses the same PEDDA as identified by the PEDDA\_NAME attribute of 7.3.2 shall be available for channel-bonding.
- c) Channel bonding shall be initialized after the receipt of the BOND packet and receipt of four sequential BOND\_CHAR sent concurrently to each of the lanes participating.
- d) The response from an HSTAP to the four BOND\_CHAR characters shall be four BOND\_CHAR characters if the lane is ready for channel bonding and the ERROR\_CHAR followed by three data bytes otherwise.
- e) The design of an HSTAP with channel bonding support shall be such that the HSTAP sends a packet frame of IDLE characters (4) and accepts the packet frame of IDLE characters when there is no data to be transmitted.

NOTE—Striping continues after the packet frame of four EOP such that each lane receives a packet frame of IDLE characters until the first lane is encountered in the round-robin sequence.

#### 8.1.3 Examples

The following is an example of the HSTAP attribute when channel bonding is used. Four lanes are enumerated and the HSTAP\_NUM with a value of zero becomes the first lane for the purposes of channel bonding.

```
attribute HSTAP of EXBOND : entity IS
"(" &
"(HSTAP_NUM : 0, " &
" PEDDA_NAME : PEDDA1, "&
" TX_1149_10 TXP(0) : 500.0E-3, 800.0E-3, "& -- tx+ port min/max
" RX_1149_10 RXP(0) : 500.0E-3, 800.0E-3," & -- rx+ port min/max
" ENCODING 1149 10 : 8B 10B, "& -- Encoding
```

```
" DATARATE 1149 10 : 3.124E9, 3.126E9, "& -- min and max bit rate
" COMPLIANCE VIA TAP : FALSE,"&
" IDLE CHAR REQUIRED : TRUE, "&
" LATENCY 1149 10 : 3.0E-9, 4.0E-9, " & -- latency from RX to TX
" BOND 1149 10 : 1.0E05, 1.0E07 " &
")" &
")," &
"(" &
"(HSTAP NUM : 1, " &
" PEDDA NAME : PEDDA1, "&
" TX 1149 10 TXP(1) : 500.0E-3, 800.0E-3, % -- tx+ port
min/max
" RX 1149 10 RXP(1) : 500.0E-3, 800.0E-3," & -- rx+ port
min/max
" ENCODING 1149 10 : 8B 10B, "&
                                        -- Encoding
" DATARATE 1149 10 : 3.124E9, 3.126E9, "& -- min and max bit rate
" COMPLIANCE VIA TAP : FALSE,"&
" IDLE CHAR REQUIRED : TRUE, "&
" LATENCY 1149 10 : 3.0E-9, 4.0E-9," & -- latency from RX to TX
" BOND 1149 10 : 1.0E05, 1.0E07 " &
")" &
")," &
"(" &
"(HSTAP_NUM : 2, " &
" PEDDA NAME : PEDDA1, "&
" TX 1149 10 TXP(2) : 500.0E-3, 800.0E-3, % -- tx+ port
min/max
" RX 1149 10 RXP(2) : 500.0E-3, 800.0E-3," & -- rx+ port
min/max
                              -- Encoding
" ENCODING 1149 10 : 8B 10B, "&
" DATARATE 1149 10 : 3.124E9, 3.126E9, "& -- min and max bit rate
" COMPLIANCE VIA TAP : FALSE, "&
" IDLE CHAR REQUIRED : TRUE, "&
" LATENCY 1149 10 : 3.0E-9, 4.0E-9," & -- latency from RX to TX
" BOND 1149 10 : 1.0E05, 1.0E07 " &
w) " &
")," &
"(" &
"(HSTAP NUM : 3, " &
" PEDDA NAME : PEDDA1, "&
" TX 1149 10 TXP(3) : 500.0E-3, 800.0E-3, % -- tx+ port
min/max
" RX 1149 10 RXP(3) : 500.0E-3, 800.0E-3," & -- rx+ port
min/max
" ENCODING 1149 10 : 8B 10B, "&
                                             -- Encoding
" DATARATE 1149 10 : 3.124E9, 3.126E9, "& -- min and max bit rate
" COMPLIANCE VIA TAP : FALSE,"&
" IDLE CHAR REQUIRED : TRUE, "&
" LATENCY 1149 10 : 3.0E-9, 4.0E-9," & -- latency from RX to TX
" BOND 1149 10 : 1.0E05, 1.0E07 " &
")," &
"( TXCLOCK 1149 10 TRANSMITCLK: 2.5E0, 4.0E0, " &
 " 1.25E6, 1.256E6 )" &
")";
```

#### 9. PDL

#### 9.1 PDL Overview

This subclause provides the overview of how IEEE 1149.1 PDL is used within this standard.

### 9.1.1 Description

IEEE 1149.10 PDL uses the grammar of IEEE 1149.1 PDL level 0 or level 1 as a baseline and defines additional commands specific to IEEE 1149.10.

#### 9.1.2 Specifications

#### Rules

 Except as defined here, IEEE Std 1149.10-2017 shall follow the rules of IEEE Std 1149.1-2013, Annex C.

#### 9.1.3 Examples

In the example code below, the iProc reset\_and\_scan can be re-used for IEEE 1149.10. The iTMSReset and iTRST ON/OFF commands document the iRESET packet and the iApply can be converted to the CH-Select packet and SCAN packet.

```
# File IO.pdl
#Set PDL Level
iPDLLevel 0 -version STD 1149 1 2013
iProcGroup IO
iProc reset and scan -export -TMSreset -TRSTreset {
iTMSReset
iTRST ON
iTRST OFF
iWrite test enable
iRead ready
iApply
<EOF>
#File P1149_10_TOP.pdl
iSource IO.PDL
iPDLLevel 0 -version STD 1149 10 2017
#Configure and enumerate first two IEEE 1149.10 circuits
iConfig 0x0001
iConfig 0x0002
#Target circuit with Target_ID of 0x0001
iTarget 0x0001
```

```
# re-use the IEEE 1149.1 PDL as IEEE 1149.10 packets
iCall U1.IO(1).reset_and_scan
...
<EOF>
```

### 9.2 iConfig command

#### 9.2.1 Description

The iConfig PDL command is used to specify a Target\_ID for an un-configured IEEE 1149.10 circuit. A tool that understands IEEE 1149.10 PDL would convert this command to the CONFIG packet and expect a CONFIGR packet in response. The -nofail parameter is used to specify that the CONFIGR packet contents of the CONFIGR response packet should be ignored. The -noResponse parameter is used to specify that no CONFIGR packet should be expected. The -nofail and -noResponse parameters are standardized parameters for user convenience for troublesome first silicon. A PEDDA is required to return a response for compliance.

#### 9.2.2 Specifications

### **Syntax**

```
<iConfig_cmd> ::= iConfig <Target_ID> | <Target_ID> <iConfig_param> <ct>
<Target_ID> ::= <bin_num> | <hex_num> | <dec_num> <iConfig_param> ::= -nofail | -noResponse
```

#### Rules

- a) Target ID shall be a 16-bit value greater than zero.
- b) When -nofail is specified, a CONFIGR response packet contents shall be ignored.
- c) When -noResponse is specified, a CONFIGR response packet shall not be expected.

### 9.2.3 Examples

```
#Set PDL Level
iPDLLevel 0 -version STD_1149_10_2017

#Configure and enumerate first IEEE 1149.10 circuit
iConfig 0x0001

#Configure and enumerate the next IEEE 1149.10 circuit,
   without regard to the response packet
iConfig 0x0002 -nofail
```

### 9.3 iTarget command

#### 9.3.1 Description

The iTarget PDL command is used to specify a given IEEE 1149.10 circuit by TARGET\_ID. A tool that understands IEEE 1149.10 PDL would convert this command to the TARGET packet and expect a TARGETR packet in response. The -nofail parameter is used to specify that the TARGETR packet contents should be ignored. The -noResponse packet is used to specify that the TARGETR response should not be expected due to some defect or scenario preventing responses.

#### 9.3.2 Specifications

### **Syntax**

```
<iTarget_cmd> ::= iTarget <Target_ID> | <Target_ID> <iTarget_param> <ct>
<Target_ID> ::= <bin_num> | <hex_num> | <dec_num> 
<iTarget_param> ::= -nofail | -noResponse
```

#### Rules

- a) Target ID shall be a 16-bit value greater than zero and equal to a previous iConfig Target ID.
- b) When -nofail is specified, a TARGETR response packet contents shall be ignored.
- c) When -noResponse is specified, a TARGETR response packet shall not be expected.

### 9.3.3 Examples

```
#Set PDL Level
iPDLLevel 0 -version STD_1149_10_2017

#Configure and enumerate first two IEEE 1149.10 circuits
iConfig 0x0001
iConfig 0x0002

#Target circuit with Target_ID of 0x0001
iTarget 0x0001

# do some operations with target 0x0001
...

#Target second circuit with Target_ID of 0x0002,
#which de-selects the first device and ignore the contents
#of the TARGETR
iTarget 0x0002 -noFail
# ignore the lack of TARGETR response
iTarget 0x0002 -noResponse
```

#### 9.4 iReset10 command

#### 9.4.1 Description

The iReset10 PDL command specifies the RESET packet, which asserts/de-asserts various reset types of the IEEE 1149.10 PEDDA. The iReset10 has some overlap with the IEEE 1149.1 iReset and iTRST PDL commands in that the -Reset10\_Assert parameter documents a packet that asserts the Reset\* equivalent RESET10\* signal and the -TRST10\_On parameter asserts the TRST\* internal signal. When re-using IEEE 1149.1 PDL code with a IEEE 1149.10 interface, the iReset and iTRST commands also generate the RESET10 packet.

A RESETR packet is expected as a response unless the -noResponse parameter is set. The contents of the RESETR packet is ignored when the -nofail parameter is set.

The signal RESET10\* is momentarily asserted when the RESET packet TYPE field bit 0 is a 1 [see rule 6.4.2 c)] so there is no equivalent command necessary to de-assert it. The value is not persistent from one PDL command to the next. Similarly the -TargetRST\_Assert parameter causes bit 2 of the TYPE field to be asserted to clear the TARGET\_ID. It is automatically de-asserted and therefore also non-persistent from one PDL command to the next. The TRST10 is a toggle function due to legacy IEEE 1149.1 reasons. TRST10 remains persistent from one PDL command to the next and must be de-asserted with -TRST10 off.

The -Type parameter allows the user to specify user-defined bits of the TYPE field directly.

#### 9.4.2 Specifications

#### Syntax

#### Rules

- a) The -Reset10\_Assert parameter shall document a RESET packet with at least the RESET10 bit asserted.
- b) The -TRST10\_On parameter shall document a RESET packet with at least the TRST10 bit asserted.
- c) The -TargetRST\_Assert parameter shall document a RESET10 packet with at least the TARGET ID bit asserted.
- d) When -nofail is specified, a RESETR response packet is expected but the contents of the packet are ignored.
- e) When -noResponse is specified, a RESETR response packet is not expected.

#### 9.4.3 Examples

```
#Set PDL Level
```

```
iPDLLevel 0 -version STD 1149 10 2017
#Configure and enumerate first three IEEE 1149.10 circuits
iConfig 0x0001
iConfig 0x0002
iConfig 0x0003
#Target device 0x0003
iTarget 0x0003
#Reset device 0x0003 PEDDA and toggle TRST10
iReset10 -Reset10 Assert -TRST10 on
iReset10 -TRST10 off
#this is equivalent to IEEE 1149.1 commands
iTMSReset
iTRST ON
iTRST OFF
#this is equivalent to setting the value directly to all zeros
iReset10 -Type 0x0000
iReset10 -TRST On
iReset10 -Reset10 Assert # TRST is still asserted
iReset10 -TRST Off
# clear Target ID
iReset10 -TargetRST Assert
#Re-Configure and target #3 enumerate
iConfig 0x0003
#Target device 0x0003
iTarget 0x0003
```

#### 9.5 iRaw command

#### 9.5.1 Description

The iRaw command documents the RAW packet and sets the PEDDA into loopback mode where data is received at the IEEE 1149.10 interface without any packet format and retransmitted. The raw data sent is encoded as specified in the HSTAP attribute (see 6.5.2 and 7.3).

#### 9.5.2 Specifications

#### **Syntax**

```
<iRaw_cmd> ::= iRaw | iRaw <iRaw_param> <ct>
<iRaw_param> ::= -nofail | -noResponse
```

#### **Rules**

- a) When -nofail is specified, a RAWR response packet is expected but the contents of the packet are ignored.
- b) When -noResponse is specified, a RAWR response packet is not expected.

#### 9.5.3 Examples

```
#Target PEDDA of device 0x0001
iTarget 0x0001

#Set device 0x0001 into raw mode
iRaw
#Execution of PDL will not function after this
#command until the HSTAP/PEDDA are re-configured
```

#### 9.6 iBond command

#### 9.6.1 Description

The iBond command is used to enter a multi-lane channel bonded mode. Software that understands IEEE 1149.10 PDL would generate a BOND packet when the iBond command is specified.

#### 9.6.2 Specifications

#### **Syntax**

#### Rules

- a) <Lane> shall indicate an even number of HSTAP lanes that will participate in channel bonding.
- b) When -nofail is specified, a BONDR response packet is expected but the contents of the packet are ignored.
- c) When -noResponse is specified, a BONDR response packet is not expected.

#### 9.6.3 Examples

```
#Target PEDDA of device 0x0001
iTarget 0x0001
#Bond 2 lanes for use
iBond 0x2
```

### 9.7 Standardized PDL procedures

#### 9.7.1 Description

When an IEEE 1149.1 TAP is required for enabling IEEE 1149.10 compliance then there are two PDL routines that are required such that a software tool can perform the necessary scan sequences to enable compliance or disable it. The two iProcs are *Enable\_1149\_10* and *Disable\_1149\_10*. IEEE 1149.10 also specifies a *Disable\_Rawmode* procedure.

### 9.7.2 Specifications

#### Rules

- a) The *Enable\_1149\_10* and *Disable\_1149\_10* PDL procedures shall be a level 0 or level 1 IEEE 1149.1 iProc.
- b) The steps in the iProc *Enable\_1149\_10* shall document how to enter compliance by configuring the HSTAP and assert the signal Enable\_1149\_10.
- c) The steps in the iProc Disable\_1149\_10 shall document how to exit compliance and de-assert Enable\_1149\_10.

NOTE—The iProc *Disable\_1149\_10* is a valid IEEE 1149.1 PDL procedure, however, the access to the scanchannels described is via the P1149.10 HSTAP.

d) The Disable\_Rawmode PDL procedure shall be a level 0 IEEE 1149.1 iProc.

#### 9.7.3 Examples

Figure 7 shows an example TDR that is used to set the Enable\_1149\_10 signal. A snippet of BSDL for an IC that uses this TDR is as follows:

The *Enable\_1149\_10* and *Disable\_1149\_10* PDL procedure examples are as follows:

```
iPDLLevel 0 -version STD_1149_1_2013
iProcGroup MyIC

iProc Enable_1149_10{ } {
  iWrite Compliance Enable_1149_10
  iApply
}
```

```
iProc Disable_1149_10{ } {
iWrite Compliance Disable_1149_10
iApply
```

When a TAP is present then it is recommended to provide a disable feature to take the HSTAP interface out of RAW mode. The PDL *Disable\_Rawmode* procedure clears the RAWMODE set by the RAW packet.

```
attribute REGISTER_MNEMONICS of MyRawModeIC: entity is
   "Rawvalue (Set (0B1) < Set Rawmode >, "&
   " Clear (0B0) < Clear Rawmode set by IEEE 1149.10
   >) ";

attribute REGISTER_FIELDS of MyRawModeIC: entity is
   "MyTDR2[1] ( "&
   "(Rawmode [1] IS (0) PORRESET(Rawvalue(Clear) ) )"&
   " )";
```

The PDL associated with MyRawModeIC would be as follows:

```
iPDLLevel 0 -version STD_1149_1_2013
iProcGroup MyRawModeIC

iProc Disable_Rawmode { } {
iWrite Rawmode Clear
iApply
}
```

# 10. Compliance verification

#### 10.1 Overview

This clause provides a basic description of how compliance to the standard can be verified.

#### 10.1.1 Description

This description is not prescribing how to test an IC but an outline of the steps required to validate compliance, ideally pre-silicon. This section is informative, hence, there are no rules, recommendations, or permissions.

#### 10.1.2 Initialization steps

- **Step 1.** Read the associated BSDL file.
- **Step 2.** Perform the power-up sequence to the HSTAP and PEDDA circuitry.

The following two steps are independent, as each provides a way for the HSTAP to be enabled for IEEE 1149.10 compliance.

- **Step 3.** If an IEEE 1149.1 TAP is documented in BSDL and the COMPLIANCE\_VIA\_TAP parameter of the HSTAP attribute is true, perform the following steps:
  - a. For a given PEDDA\_NAME, configure tester channels according to the specification in the HSTAP attribute for RX\_1149\_10 and TX\_1149\_10. Supply any clocks as specified in the <clocks\_string> of the HSTAP attribute.
  - Enable IEEE 1149.1 compliance using the IEEE 1149.1 COMPLIANCE\_ENABLE attribute, if any.
  - c. Follow the steps documented in the PDL procedure Enable\_1149\_10 to enable IEEE 1149.10 compliance on the signals provided in the HSTAP attribute.
  - d. If the HSTAP parameter IDLE\_CHAR\_REQUIRED is TRUE, send IDLE characters as specified by the IDLE\_CHAR in the CONTROL\_CHARS attribute and continue sending unless sending a CONTROL\_CHAR or the packets described in Clause 6.
  - e. Go to Step 5.
- **Step 4.** For a given PEDDA\_NAME, configure tester channels according to the specification in the HSTAP attribute for RX\_1149\_10 and TX\_1149\_10. Supply any clocks as specified in the <clocks\_string> of the HSTAP attribute.
  - a. If the HSTAP parameter IDLE\_CHAR\_REQUIRED is TRUE, send IDLE characters as specified by the IDLE\_CHAR in the CONTROL\_CHARS attribute and continue sending unless sending a CONTROL\_CHAR or the packets described in Clause 6.
  - b. If a COMPLIANCE\_CHAR is specified in the CONTROL\_CHARS attribute, transmit the COMPLIANCE\_CHAR to the HSTAP.
  - c. Go to Step 5.
- **Step 5.** Ready to receive CONFIG packet.

#### 10.1.3 Verification of CONFIG, TARGET, and RESET

- **Step 1.** Set a variable n to 0x0001.
- **Step 2.** Send the CONFIG packet with a TARGET\_ID of n using the encoding specified in the HSTAP attribute parameter ENCODING 1149 10. Expect a response with the same TARGET ID.
- **Step 3.** Send the CONFIG packet with a TARGET\_ID of n+1 using the encoding specified in the HSTAP attribute parameter ENCODING\_1149\_10. Expect a CONFIG packet response with the TARGET\_ID of n+1.
  - NOTE—Because the circuit under test is configured for TARGET\_ID of n, CONFIG packets received when the circuit under test TARGET\_ID is non-zero should be forwarded.
- Step 4. Send the TARGET packet with a TARGET\_ID of n using the encoding specified in the HSTAP attribute parameter called ENCODING\_1149\_10. Expect a TARGETR response with the same TARGET\_ID.
- **Step 5.** Send the RESET packet with the TYPE field set to 0x04. Expect a response RESETR packet with the same TYPE field. The TARGET\_ID should now be set to 0x0000.
- **Step 6.** Repeat Step 2 through Step 5 for all possible TARGET\_IDs by incrementing n by one for each iteration.

#### 10.1.4 Verification response packets are forwarded

- **Step 1.** Send the CONFIG packet with a TARGET\_ID of 0x0001 using the encoding specified in the HSTAP attribute parameter ENCODING\_1149\_10. Expect a CONFIGR response with the same TARGET\_ID.
- **Step 2.** Send the TARGET packet with a TARGET\_ID of 0x0001 using the encoding specified in the HSTAP attribute parameter ENCODING\_1149\_10. Expect a TARGETR response with the same TARGET\_ID.
- **Step 3.** Send a TARGETR response packet with a TARGET\_ID of 0x0002. Expect a TARGETR response packet with a TARGET\_ID of 0x0002. Repeat for all response packets in Table 2.

NOTE—Because all packets are examined by the PEDDA, the HSTAP to PEDDA connections are well tested at the end of Step 3. 2<sup>16</sup>-1 CRC32s have been received at the PEDDA and sent back out to the HSTAP. Further validation can be done for those seeking additional verification by sending random scan (PAYLOAD) data in a SCANR response packet as the input to the HSTAP thus further validating the HSTAP to PEDDA interface.

#### 10.1.5 Verification of CRC32 check and ERROR\_CHAR

Step 1. Send the RESET packet with the TYPE field set to 0x00 but with the CRC32 value calculated incorrectly. Expect a complete RESETR packet response with the same TYPE field followed by a frame with an ERROR\_CHAR or an incomplete RESETR packet response ending in a frame with an ERROR\_CHAR. Repeat with a different CRC32 value calculated incorrectly for all packets in Table 1.

#### 10.1.6 Verification of IDLE frames

**Step 1.** Send the RESET packet with the TYPE field set to 0x00 as single frames interleaved with a frame of IDLE characters. Expect a RESETR packet response with the same type field.

#### 10.1.7 Verification that a bad CONFIG packet does not alter the TARGET\_ID

- **Step 1.** Send the RESET packet with the TYPE field set to 0x04 as single frames interleaved with a frame of IDLE characters. Expect a RESETR packet response with the same type field.
- **Step 2.** Send the CONFIG packet with a TARGET\_ID of 0x0001 using the encoding specified in the HSTAP attribute parameter ENCODING\_1149\_10 and an incorrectly calculated CRC32 value. Expect a CONFIGR response with the same TARGET\_ID and at least one frame that contains the ERROR\_CHAR.

# 10.1.8 Validate that a CONFIG packet with a bad CRC32 value does not change the TARGET\_ID

**Step 1.** Send the CONFIG packet with a TARGET\_ID of 0x0001 using the encoding specified in the HSTAP attribute parameter ENCODING\_1149\_10. Expect a CONFIGR response with the same TARGET\_ID.

#### 10.1.9 Validate CH-SELECT and SCAN packet for unique CH\_SELECTs

**Step 1.** Determine the first scan-channel with 1) a unique CH\_SELECT value in a SCAN\_GROUP and 2) the scan-channel integer is not listed in the NO\_OVERSHIFT attribute.

NOTE—These steps perform over-shifting of a scan-channel, hence, those scan-channels that do not allow over-shifting should be excluded from these steps. The steps assume that the scan-channels are IEEE 1149.1

or IEEE 1500 [B1] compliant and, therefore, there are an even number of inversions in the scan-channel, otherwise the expected sentinel value requires adjustment.

- **Step 2.** Set a variable j to 0xAA
- Step 3. Send the CH-SELECT packet for the scan-channel and the SCAN\_GROUP number that the selected scan-channel is in.
- Step 4. Expect a CH-SELECTR packet response with the same scan-channel selected and calculated CRC32.
- Step 5. Send the SCAN packet for the scan-channel selected. Use a scan-in sentinel value of j as data to be shifted first asserting C and S in the ICSU field. Set the SCAN packet Cycle-Count to the length of the scan-channel plus eight.
- **Step 6.** Expect a SCANR packet response with the j value as the first received value. Validate known scan-channel capture values that may be described in BSDL.
- **Step 7.** Repeat Step 3 to Step 6 setting variable j to 0x55.
- **Step 8.** Repeat Step 2 to Step 7 for the next scan-channel with 1) a unique CH\_SELECT value in a SCAN\_GROUP and 2) the scan-channel integer is not listed in the NO\_OVERSHIFT attribute.

#### 10.1.10 Validate CH-SELECT and SCAN packets that have a common CH\_SELECT

**Step 1.** Determine the first SCAN\_GROUP with scan-channels that share a common CH\_SELECT value and at least one scan-channel integer in the SCAN\_GROUP is not listed in the NO\_OVERSHIFT attribute.

NOTE—These steps perform over-shifting of a group of scan-channels, hence, those scan-channels that do not allow over-shifting should be excluded from these steps.

- **Step 2.** Set a variable j to 0xAA.
- **Step 3.** Send the CH-SELECT packet for the scan-channels that are not listed in the NO\_OVERSHIFT attribute.
- Step 4. Expect a CH-SELECTR packet response with the same scan-channels selected and calculated CRC32.
- **Step 5.** Set a variable len to the length of the shortest scan-channel in the currently selected SCAN GROUP.
- Step 6. Set a variable cyclecount to len plus eight. Use a scan-in sentinel value of j as data to be shifted in first in each scan-channel participating (each scan-channel asserted in the CH-SELECT packet) and create a SCAN packet asserting C in the ICSU field.
- **Step 7.** Set the SCAN packet Cycle-Count to the variable cyclecount. Send the SCAN packet for the scan-channels selected asserting S in the ICSU field.
- **Step 8.** Expect a SCANR packet response with the j value as the first received data on each scan-channel with a length of len. Validate known scan-channel capture values that may be described in BSDL.
- **Step 9.** Set a variable newlen to the length of the next longest scan-channel in the SCAN\_GROUP. Set the cyclecount variable to newlen minus len. Set the variable len to newlen. De-assert C in the ICSU field for subsequent SCAN packets.

- **Step 10.** Repeat Step 7 to Step 9 until all scan-channels in the SCAN\_GROUP that are not in the NO\_OVERSHIFT list are validated.
- **Step 11.** Repeat Step 5 to Step 10 setting variable j to 0x55.

### 10.1.11 Validate the RAW packet

- **Step 1.** Send the RAW packet.
- **Step 2.** Expect a RAWR packet response.
- **Step 3.** Send the CONFIG packet with a TARGET\_ID of 0x0001.
- **Step 4.** Expect a CONFIG packet with the same TARGET\_ID.
  - NOTE—Expect a CONFIG packet returned here and not the CONFIGR as the interface should remain in constant raw mode loopback.
- **Step 5.** Perform a power-on reset of the HSTAP and PEDDA such that loopback mode can be exited.

#### 10.1.12 User-defined verification

**Step 1.** Perform user-defined verification steps using PDL and/or automatic test-pattern generation (ATPG) patterns.

### Annex A

(informative)

# **Bibliography**

Bibliographical references are resources that provide additional or helpful material but do not need to be understood or used to implement this standard. Reference to these resources is made for informational use only.

[B1] IEEE Std 1500<sup>TM</sup>-2005, IEEE Standard Testability Method for Embedded Core-based Integrated Circuits.<sup>7, 8</sup>

<sup>&</sup>lt;sup>7</sup> The IEEE standards or products referred to in Annex A are trademarks owned by the Institute of Electrical and Electronics Engineers, Incorporated.

<sup>&</sup>lt;sup>8</sup> IEEE publications are available from the Institute of Electrical and Electronics Engineers (http://standards.ieee.org/).



# Consensus

WE BUILD IT.

#### Connect with us on:

Facebook: https://www.facebook.com/ieeesa

Twitter: @ieeesa

LinkedIn: http://www.linkedin.com/groups/IEEESA-Official-IEEE-Standards-Association-1791118

IEEE-SA Standards Insight blog: http://standardsinsight.com

YouTube: IEEE-SA Channel

**IEEE** 

standards.ieee.org

Phone: +1 732 981 0060 Fax: +1 732 562 1571

© IEEE