


BSCAN学习

参考IEEE.Std.1149.6-2003.pdf

1. JTAG TAP FSM



2. tesseract bscan interface

左侧是开了ac_control选项，右侧没有开，生成出来bscan interface模块的区别：


```

17 module chip_top_rtl1_tessent_bscan_interface (
18 // from the TAP
19 input wire ijtag_tck,
20 input wire [3:0] state,
21 input wire tms,
22 input wire trst,
23 input wire scan_in,
24 input wire ijtag_resetn,
25 input wire bscan_select,
26 input wire ijtag_shift_en,
27 input wire ijtag_update_en,
28 input wire ijtag_capture_en,
29 input wire force_disable,
30 input wire select_jtag_input,
31 input wire select_jtag_output,
32 input wire extest_pulse,
33 input wire extest_train,
34 input wire output_pad_disable,
35 input wire bscan_clamp_enable,
36 // for the logic test
37 input wire ltest_si,
38 input wire ltest_se,
39 input wire ltest_shift_capture_clock,
40 -- 15 lines: input wire ltest_en, -----
55 output wire to_bscan_select,
56 output wire to_bscan_shift_en,
57 output wire to_bscan_update_en,
58 output wire to_bscan_capture_shift_clock,
59 output wire to_bscan_update_clock,
60 output wire to_bscan_capture_en,
61 output wire to_bscan_ac_mode_en,
62 output wire to_bscan_ac_init_clock0,
63 output wire to_bscan_ac_init_clock1,
64 output wire to_bscan_ac_signal,
65 output wire to_bscan_select_jtag_input,
66 output wire to_bscan_select_jtag_output,
67 output wire to_bscan_pad_sel,
68 output wire to_bscan_scan_in
69 );
70
17 module chip_top_rtl1_tessent_bscan_interface (
18 // from the TAP
19 input wire ijtag_tck,
20 input wire scan_in,
21 input wire bscan_select,
22 input wire ijtag_shift_en,
23 input wire ijtag_update_en,
24 input wire ijtag_capture_en,
25 input wire force_disable,
26 input wire select_jtag_input,
27 input wire select_jtag_output,
28 input wire output_pad_disable,
29 input wire bscan_clamp_enable,
30 // for the logic test
31 input wire ltest_si,
32 input wire ltest_se,
33 input wire ltest_shift_capture_clock,
34 -- 15 lines: input wire ltest_en, -----
49 output wire to_bscan_select,
50 output wire to_bscan_shift_en,
51 output wire to_bscan_update_en,
52 output wire to_bscan_capture_shift_clock,
53 output wire to_bscan_update_clock,
54 output wire to_bscan_capture_en,
55 output wire to_bscan_select_jtag_input,
56 output wire to_bscan_select_jtag_output,
57 output wire to_bscan_pad_sel,
58 output wire to_bscan_scan_in
59 );
60
    
```

3. AC test signal

tessent tap	SNPS PHY信号	说明
to_bscan_ac_mode_en	bs_acmode	表示EXTEST_PULSE or EXTEST_TRAIN有效，处于BSCAN AC测试模式
to_bscan_ac_signal	bs_actest	在JTAG IDLE状态，测试信号拉高(EXTEST_PULSE模式)，测试信号按TCK周期翻转(EXTEST_TRAIN)
to_bscan_ac_init_clock0	bs_rx_init	
to_bscan_ac_init_clock1		~to_bscan_ac_init_clock0


initclk





```
ac_init_clk_EXTEST = SDR & bscan_select;
ac_init_clk_EXTEST_TRAIN_OR_PULSE = (E1DR | E2DR) & ACMODE;
```

4. Input test receivers


接收器在接收的时候分为DC Coupled和AC Coupled




EXTEST测试时，在capture-DR状态TCK下降沿，接收器给一个初始值



AC EXTEST测试时，在TCK上升沿□update DR状态时前，接收器给一个初始值





接收器示范电路如下：




5. Output drivers

output driver不会太特殊




6. instruction

6.1 EXTEST_PULSE



6.2 EXTEST_TRAIN




7. clockdr & updatedr

```
clockir = ((pstate == capture_IR) || (pstate == shift_IR)) ? tck : 1'b1;
clockdr = ((pstate == capture_DR) || (pstate == shift_DR)) ? tck : 1'b1;
```

在capture状态capture数据，在shift状态shift数据。

BC_1 Cell

Figure 4-1. Generic BC_1 Cell




8. tesseract BC cell

ref: bsda_ref.pdf


8.1 BC_1

Figure A-1. BC_1 Type Cell




8.2 BC_2

Figure A-2. BC_2 Type Cell




8.3 BC_2_A

Figure A-3. BC_2_A Type Cell




8.4 BC_2_A_EXT

Figure A-4. BC_2_A_EXT Type Cell




8.5 BC_2_B

Figure A-5. BC_2_B Type Cell




8.6 BC_3

Figure A-6. BC_3 Type Cell




8.7 BC_4

Figure A-7. BC_4 Type Cell




8.8 BC_5

Figure A-8. BC_5 Type Cell Shown with BC_1 Output Cell



8.9 BC_7

Figure A-10. BC_7_LOW Type Cell Shown with BC_2_A Control Cell



8.11 BC_8

Figure A-11. BC_8 Type Cell with an Open-Collector L-Type Pad






Figure A-12. BC_8 Type Cell with an Open-Collector H-Type Pad




8.12 BC_9

Figure A-13. BC_9 Type Cell



8.13 BC_10

Figure A-14. BC_10 Type Cell




9. tessent AC cell

ref: bsda_ref.pdf


9.1 AC_1

Figure A-15. AC_1 Type Cell




9.2 AC_2

Figure A-16. AC_2 Type Cell




9.3 AC_7

Figure A-17. AC_7 Type Cell




9.4 AC_7_LOW

Figure A-19. AC_8 Type Cell




9.6 AC_9

Figure A-20. AC_9 Type Cell



9.7 AC_10

Figure A-21. AC_10 Type Cell



10. IEEE 1149.1 BSCAN BC cell

- BC_1, input cell, control cell, capture misson input
- BC_2, input cell, control cell, capture misson output
- BC_4, Observe-only input cell without control
- BC_7, BIDI双向 data cell; capture UPD/PAD input/misson output
- BC_8, BIDI双向 data cell; capture PAD output
- BC_9, self-monitor output cell; mode 4 capture PAD output, else capture mission input
- BC_10, self-monitor output cell; capture PAD output only

10.1 BC_1

mode

Table 11-3—Mode signal generation for the example cell in Figure 11-19

Precedence	Instruction (Condition)	Mode1
1	(Cell in excluded segment)	0
2	<i>EXTEST</i>	1
	<i>INTEST</i>	1
3	(TMP controller <i>Persistence_on</i> state)	1
4	<i>PRELOAD</i>	0
	<i>SAMPLE</i>	0
	<i>RUNBIST</i>	1
	<i>CLAMP</i>	1
	<i>CLAMP_HOLD</i>	1
	<i>CLAMP_RELEASE</i>	1
	<i>INIT_SETUP_CLAMP</i>	1
	<i>INIT_RUN</i>	1
	Nonboundary instruction	0




Figure 11-19—Input cell that supports all instructions [BC_1]

10.2 BC_2

Table 11-2—Mode signal generation for the example cells in Figure 11-15 and Figure 11-16

Precedence	Instruction (Condition)	Mode2
1	(Cell in excluded segment)	0
2	<i>EXTEST</i>	0
	<i>INTEST</i>	1
3	(TMP controller <i>Persistence on state</i>)	1
4	<i>PRELOAD</i>	0
	<i>SAMPLE</i>	0
	<i>RUNBIST</i>	X
	<i>CLAMP</i>	X
	<i>CLAMP_HOLD</i>	1
	<i>CLAMP_RELEASE</i>	1
	<i>INIT_SETUP_CLAMP</i>	1
	<i>INIT_RUN</i>	1
	Nonboundary instruction	0




Figure 11-15—Input cell with parallel output register [BC_2]

10.3 BC_3

个人觉得BC_3不会使用




Figure 11-16—Input cell without parallel output register [BC_3]

10.4 BC_4




Figure 11-18—Observe-only input cell without control [BC_4]

10.5 BC_5

Table 11-6—Mode signal generation for the example cells in Figure 11-31, Figure 11-35, Figure 11-37, and Figure 11-47

Precedence	Instruction (Condition)	Mode1
1	(Cell in excluded segment)	0
2	<i>EXTEST</i>	1
	<i>INTEST</i>	1
3	(TMP controller <i>Persistence_on</i> state)	1
4	<i>PRELOAD</i>	0
	<i>SAMPLE</i>	0
	<i>RUNBIST</i>	1
	<i>CLAMP</i>	1
	<i>CLAMP_HOLD</i>	1
	<i>CLAMP_RELEASE</i>	1
	<i>INIT_SETUP_CLAMP</i>	1
	<i>INIT_RUN</i>	1
	Nonboundary instruction	0




Figure 11-47—Boundary-scan register cells at a three-state pin where output control is from a system pin [BC_5, control; BC_1, data]

10.6 BC_7

Table 11-10—Mode signal generation for the example cells in Figure 11-38

Precedence	Instruction (Condition)	Mode5	Mode2	Mode6
1	(Cell in excluded segment)	0	0	1
2	<i>EXTEST</i>	1	0	1
	<i>INTEST</i>	0	1	0
3	(TMP controller <i>Persistence_on</i> state)	1	1	1
4	<i>PRELOAD</i>	0	0	1
	<i>SAMPLE</i>	0	0	1
	<i>RUNBIST</i>	0	X	0
	<i>CLAMP</i>	1	X	1
	<i>CLAMP_HOLD</i>	1	1	1
	<i>CLAMP_RELEASE</i>	1	1	1
	<i>INIT_SETUP_CLAMP</i>	1	1	1
	<i>INIT_RUN</i>	1	1	1
	<i>HIGHZ</i>	X	X	0
	Nonboundary instruction	0	0	1




Figure 11-38—Boundary-scan register cells at a bidirectional pin—Example 2 [BC_2 control; BC_7 data]

10.7 BC_8

mode

Table 11-12—Mode signal generation for the example cells in Figure 11-41 and Figure 11-42

Precedence	Instruction (Condition)	Mode7
1	(Cell in excluded segment)	0
2	<i>EXTEST</i>	1
3	(TMP controller <i>Persistence_on</i> state)	1
4	<i>PRELOAD</i>	0
	<i>SAMPLE</i>	0
	<i>RUNBIST</i>	X
	<i>CLAMP</i>	1
	<i>CLAMP_HOLD</i>	1
	<i>CLAMP_RELEASE</i>	1
	<i>INIT_SETUP_CLAMP</i>	1
	<i>INIT_RUN</i>	1
	Nonboundary instruction	0




Figure 11-41—Boundary-scan register cell at an open-collector bidirectional pin [BC_8]

bc_2 control + bc_8




Figure 11-42—Boundary-scan register cells for use at a bidirectional pin where *INTEST* is not provided [BC_2, control; BC_8, data]

10.8 BC_9

Table 11-8—Mode signal generation for the example cell in Figure 11-33

Precedence	Instruction (Condition)	Mode4	Mode1
1	(Cell in excluded segment)	0	0
2	<i>EXTEST</i>	1	1
	<i>INTEST</i>	0	1
3	(TMP controller <i>Persistence_on</i> state)	X	1
4	<i>PRELOAD</i>	X	0
	<i>SAMPLE</i>	0	0
	<i>RUNBIST</i>	X	1
	<i>CLAMP</i>	X	1
	<i>CLAMP_HOLD</i>	X	1
	<i>CLAMP_RELEASE INIT_SETUP_CLAMP</i>	X	1
	<i>INIT_RUN</i>	X	1
	Nonboundary instruction	0	0




Figure 11-33—Self-monitoring output cell that supports *INTEST* [BC_9]

10.9 BC_10

Table 11-7—Mode signal generation for the example cells in Figure 11-32, Figure 11-34, and Figure 11-40

Precedence	Instruction (Condition)	Mode3
1	(Cell in excluded segment)	0
2	<i>EXTEST</i>	1
3	(TMP controller <i>Persistence_on</i> state)	1
4	<i>PRELOAD</i>	0
	<i>SAMPLE</i>	0
	<i>RUNBIST</i>	1
	<i>CLAMP</i>	1
	<i>CLAMP_HOLD</i>	1
	<i>CLAMP_RELEASE INIT_SETUP_CLAMP</i>	1
	<i>INIT_RUN</i>	1
	Nonboundary instruction	0
NOTE—Mode3 is the same as Mode1 except that the <i>INTEST</i> instruction is not supported.		




Figure 11-34—Self-monitoring output cell that does not support *INTEST* [BC_10]

11. BSCAN AC cell


- AC_SelX, 控制选择AC/DC测试模式 capture的值永远是X即不关注capture到的值
- AC_SelU, 控制选择AC/DC测试模式 capture的值是UPD即capture到的值是上一次配置的AC/DC的选择值。
- AC_1, input cell, control cell, capture misson input
- AC_2, input cell, control cell, capture misson output
- AC_7, BIDI双向 data cell; capture UPD/PAD input/misson output
- AC_8, BIDI双向 data cell; capture PAD output
- AC_9, self-monitor output cell; mode 4 capture PAD output, else capture mission input
- AC_10, self-monitor output cell; capture PAD output only

	mode 1	mode 2	mode 3	mode 4	mode 5
EXTEST	1	0	1	1	1
PRELOAD	0	0	1	X	0
SAMPLE	0	0	1	0	0
INTEST	0	1	0	0	1
RUNBIST	X	X	0	X	1
CLAMP	1	X	1	X	1
HIGHZ	X	X	0	X	X


NOTES:

1. EXTEST inlucce EXTEST, EXTEST_PLUSE, EXTEST_TRAIN



11.1 AC_SelX





11.2 AC_SeIU




11.3 AC_1




11.4 AC_2




11.5 AC_7



11.7 AC_9



11.8 AC_10



12. BSCAN指令

12.1 SAMPLE

只sample采样 capture pin input & output值，而不能影响其input pin到内部逻辑值和output pin到PAD的状态。

12.2 PRELOAD

主要用来更新update DR的值，这个值在后面的测试指令作用下，将会直接被驱动到output PAD脚；如果值没有初始化，将不确定输出的是什么值。

一般后面会再跟一个EXTEST指令，将PRELOAD初始化的值驱动到output PAD上。