Writing /share/Web/wiki/data/cache/a/a8c2531de2c762e9835081cd2c261fe2.metadata failed

fpga:xilinx_fpga程序加载慢的原因和解决措施

差别

这里会显示出您选择的修订版和当前版本之间的差别。

到此差别页面的链接

--- fpga:xilinx_fpga程序加载慢的原因和解决措施 [2022/06/01 11:32] – 创建 zhangguo
+++ fpga:xilinx_fpga程序加载慢的原因和解决措施 [2023/03/17 10:12] (当前版本) – 外部编辑 127.0.0.1
@@ 行 8: / 行 8: @@
 <code tcl>
-set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
+set_property BITSTREAM.CENERAL.COMPRESS TRUE [current_design]
+set_property CFGBVS VCCO [current_design]
+set_property CONFIG_VOLTAGE 3.3 [current_design]
+set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
 set_property CONFIG_MODE SPIx4 [current_design]
 set_property BITSTREAM.CONFIG.CONFIGRATE 50 [current_design]
+</code>
+<code tcl>
+#vivado管脚约束XDC文件
+#FPGA_CLK
+set_property PACKAGE_PIN H16 [get_ports CLK_i]
+set_property IOSTANDARD LVCMOS33 [get_ports CLK_i]
+#rst_n
+set_property PACKAGE_PIN T19 [get_ports RSTn_i]
+set_property IOSTANDARD LVCMOS33 [get_ports RSTn_i]
+#LED_o
+set_property PACKAGE_PIN J16 [get_ports {LED_o[3]}]
+set_property IOSTANDARD LVCMOS33 [get_ports {LED_o[3]}]
+set_property PACKAGE_PIN K16 [get_ports {LED_o[2]}]
+set_property IOSTANDARD LVCMOS33 [get_ports {LED_o[2]}]
+set_property PACKAGE_PIN G15 [get_ports {LED_o[1]}]
+set_property IOSTANDARD LVCMOS33 [get_ports {LED_o[1]}]
+set_property PACKAGE_PIN H15 [get_ports {LED_o[0]}]
+set_property IOSTANDARD LVCMOS33 [get_ports {LED_o[0]}]
 </code>

fpga/xilinx_fpga程序加载慢的原因和解决措施.1654054364.txt.gz · 最后更改: 2023/03/17 10:12 (外部编辑)